

# **Gigabit Ethernet NIC Single Chip**

## Features

- PCI & DMA Features
  - PCI Specification Revision 2.3 compliant
  - 32-bit, 33/66MHz bus master capability
  - Efficient DMA operation maximizes PCI band-width utilization
  - 1 Terabyte (40 bit) address space
  - Scatter, gather transmit/receive DMA
  - Transmit "interrupt-less" mode of operation
  - Receive frame priority interrupts
  - Receive interrupt coalescing
- FIFO Features
  - No external memory required
  - Receive FIFO flow control thresholds
  - Configurable TX/RX FIFO
- MAC Features
  - IEEE 802.3z, 802.3x compliant
  - IEEE 802.1p, 802.1Q compliant
  - 1000Mbps, 100Mbps, 10Mbps triple speed, half/full duplex operation
  - Transmit and receive back to back frames at full wire speed
  - Half duplex carrier extension and packet bursting
  - Asymmetric/symmetric flow control
  - VLAN tag insertion/removal
  - VLAN tagged frame filtering
  - IPV4/6, TCP, UDP checksum calculation/ verification
  - 802.3 MIB statistic register sets
  - 64-bit hash table for multicast frame filtering
  - Jumbo frame support for transmit/receive
  - Big-endian
- Phsical Layer Features
  - Fully integrated IEEE 802.3ab compliant 1000BASE-T, 100BASE-TX and 10BASE-T port
  - DSP receiver includes feed-forward equalizer, decision feedback equalizer, echo canceller, crosstalk canceller, and baseline wander correction
  - 802.3ab compliant Auto-Negotiation for automatic speed, duplex, and master/slave configuration
  - Automatic MDI/MDI-X crossover function and polarity correction

- Automatic pair skew adjustment
- PHY management registers
- Smart Cable Analyzer (SCA™)
- Smart speed downshift
- APS(Auto Power Saving)
  - a. Power Saving with Link status detecting
  - b. Keep only MAC alive through software setting
- Power Management, EEPROM and Package
  - WakeOnLAN support
  - ACPI Revision 1.0 compliant
  - 1.8/3.3V CMOS with 5V tolerant I/O
  - EEPROM 93C46 support
  - Optional boot from serial ROM support
  - 128-pin LQFP with e-PAD package
- Support Lead Free package (Please refer to the Order Information)

## **General Description**

The IP1000A LF is a truly 10/100/1000Mbps Gigabit Ethernet NIC single chip which it incorporates a 32-bit PCI interface with bus master support. It is manufactured using standard digital CMOS process and contains all the active circuitry required to implement the physical layer functions to transmit and receive data on standard CAT5 unshielded twisted pair cable.


The IP1000A LF is designed for use in a variety of applications including workstation NICs, and other systems utilizing a PCI bus.

The IP1000A LF includes a 32-bit PCI bus interface, IEEE 802.3 compliant MAC, transmit and receive FIFO buffers, IEEE 802.3 compliant 10BASE-T, and 100BASE-TX PHY, IEEE 802.3z compliant 1000 BASE-T PHY, serial EEPROM interface, expansion ROM interface and LED drivers.

The IP1000A LF supports features for use in "Green PCs" or systems where control over system power consumption is desired. The IP1000A LF supports several power down states, and the ability to issue a system "wake event" via reception of unique, user defined Ethernet frames. In addition, the IP1000A LF can assert a wake event in response to changes in the Ethernet link status.



## **Block Diagram**





## **Table Of Contents**


General Description       1         Block Diagram       2         Table Of Contents       3         Revision History       4         PIN Description Interview       4         PIN Description (continued)       6         PIN Description (continued)       7         PIN Description (continued)       8         PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       11         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA <sup>TM</sup> )       12         2.1.6       Smart Speed Downshift       12         2.2.1       Reset 13       2.2.2         2.2.2       FIFOs 13       2.2.3         2.2.3       DMA 13       2.2.4         2.2.4       Interrupts       14         2.2.5       ACPI 15       2.2.6         2.3.1       VLAN 20       19
Table Of Contents       3         Revision History       4         PIN Diagram       5         1 PIN Description       6         PIN Description (continued)       7         PIN Description (continued)       9         2 Function Description       10         2.1 Physical Layer       10         2.1.1 Introduction       10         2.1.2 Receiver Function       10         2.1.3 Transmit Function       11         2.1.4 Link Function       11         2.1.5 Smart Cable Analyzer (SCA <sup>TM</sup> )       12         2.1.6 Smart Speed Downshift       12         2.2.2 FIFOs 13       2.2.3 DMA 13         2.2.3 DMA 13       2.2.4 Interrupts         2.2.6 Wake On LAN       16         2.3 Media Access Control       19         2.3.1 VLAN 20       19
Revision History       4         PIN Diagram       5         1       PIN Description       6         PIN Description (continued)       7         PIN Description (continued)       8         PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       11         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       13         2.2.4       Interrupts       14         2.2.5       ACPI 15       16         2.3.1       VLAN 20       19
PIN Diagram       5         1       PIN Description         6       PIN Description (continued)         7       PIN Description (continued)         8       PIN Description (continued)         9       2         Function Description       10         2.1       Physical Layer         10       2.1.1         2.1.1       Introduction         10       2.1.2         2.1.3       Transmit Function         11       2.1.4         2.1.5       Smart Cable Analyzer (SCA™)         11       2.1.5         2.1.6       Smart Speed Downshift         12       2.1.1         2.2.1       Reset 13         2.2.2       FIFOS 13         2.2.3       DMA 13         2.2.4       Interrupts         2.2.5       ACPI 15         2.2.6       Wake On LAN         2.3.1       VLAN 20
1       PIN Description       6         PIN Description (continued)       7         PIN Description (continued)       8         PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Function       10         2.1.3       Transmit Function       10         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.4       Interrupts       14         2.2.5       ACPI 15       16         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
PIN Description (continued)7PIN Description (continued)8PIN Description (continued)92Function Description2.1Physical Layer102.1.12.1.1Introduction2.1.2Receiver Fucntion102.1.32.1.3Transmit Function112.1.42.1.4Link Function112.1.52.1.5Smart Cable Analyzer (SCATM)122.1.62.1.6Smart Speed Downshift122.22.1Reset 132.2.2FIFOs 132.2.3DMA 132.2.4Interrupts2.2.5ACPI 152.2.6Wake On LAN2.3Media Access Control192.3.12.3.1VLAN 20
PIN Description (continued)       8         PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       10         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA <sup>TM</sup> )       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       13         2.2.4       Interrupts       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
PIN Description (continued)       8         PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       10         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA <sup>TM</sup> )       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       13         2.2.4       Interrupts       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
PIN Description (continued)       9         2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       10         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2       Function Description       10         2.1       Physical Layer       10         2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       10         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.1       Physical Layer
2.1.1       Introduction       10         2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       11         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.1.2       Receiver Fucntion       10         2.1.3       Transmit Function       11         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.1.3       Transmit Function       11         2.1.4       Link Function       11         2.1.5       Smart Cable Analyzer (SCA™)       12         2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.1.4       Link Function
2.1.5       Smart Cable Analyzer (SCA™)
2.1.6       Smart Speed Downshift       12         2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       12         2.2.3       DMA 13       14         2.2.5       ACPI 15       14         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.2       PCI       12         2.2.1       Reset 13       12         2.2.2       FIFOs 13       13         2.2.3       DMA 13       14         2.2.4       Interrupts       14         2.2.5       ACPI 15       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.2.1       Reset 13         2.2.2       FIFOs 13         2.2.3       DMA 13         2.2.4       Interrupts         14       2.2.5         2.2.6       Wake On LAN         16       2.3         2.3.1       VLAN 20
2.2.2       FIFOs 13         2.2.3       DMA 13         2.2.4       Interrupts         14       2.2.5         2.2.6       Wake On LAN         16       2.3         Media Access Control       19         2.3.1       VLAN 20
2.2.3       DMA       13         2.2.4       Interrupts       14         2.2.5       ACPI       15         2.2.6       Wake On LAN       16         2.3       Media Access Control       19         2.3.1       VLAN 20       19
2.2.4         Interrupts         14           2.2.5         ACPI 15         16           2.2.6         Wake On LAN         16           2.3         Media Access Control         19           2.3.1         VLAN 20         19
2.2.5 ACPI 15 2.2.6 Wake On LAN
2.2.6 Wake On LAN
2.3 Media Access Control
2.3.1 VLAN 20
2.3.2 Layer 3/4 Checksums
2.3.2 Eayer 3/4 Checksuns
3 Register Description
3.1 PHY Registers
3.1.1 Control Register (Reg0)
3.1.2 Status Register (Reg1)
3.1.3 PHY Identifier Register (Reg2)
3.1.4 PHY Identifier Register (Reg3)
3.1.5 Advertisement Register (Reg4)
3.1.6 Link Partner Ability Register (Base Page) (Reg5)
3.1.7 Auto-Negotiation Expansion Register (Reg6)
3.1.8 Auto-Negotiation Next Page Transmit Register (Reg7)
3.1.9 Auto-Negotiation Link Partner Next Page Register (Reg8)
3.1.10 1000BASE-T Control Register (Reg9)
3.1.11 1000BASE-T Status Register (Reg10)
3.1.12 Extended Status Register (Reg15)
3.2 MAC Registers
3.2.1 Ethernet MIB Statistics
3.2.2 PCI Configuration Space Registers
3.2.3 EEPROM Fields
4 Absolute Maximum Ratings
5 Operating Ranges
6 DC Characteristics
7 Switching Characteristics
8 Order Information
9 Package Detail



## **Revision History**

Revision #	Change Description
IP1000A LF-DS-R01	1. Initial release.
IP1000A LF-DS-R02	1. Adding package information, 128-pin LQFP with e-PAD, in page-1 and page-67 order information.
IP1000A LF-DS-R03	<ol> <li>Modify I/O Register in page-4 and page-49</li> <li>Modify Wake Signal in page-17, page-20 and page-60</li> <li>Modify DeviceId in page-54</li> <li>Modify Default setting as 0 in page-64</li> </ol>
IP1000A LF-DS-R04	<ol> <li>Add EXP-ROM Disable Bit in EEPROM content, in page64</li> <li>Add EEPROM Disable Bit in EEPROM content, in page64</li> <li>Add POA Disable Bit in EEPROM content, in page65</li> <li>Add LED Mode, flashing speed and DSP setting parameter in EEPROM content, in page68</li> </ol>
IP1000A LF-DS-R05	<ol> <li>Add DC characteristic, in page69</li> <li>Add EXP-ROM Timing diagram, in page71,72, 74, 75</li> <li>Pin48 modify as "Left Floating", in page 7</li> <li>RevisionID = 41, in page62</li> <li>Delete POA description, in page1, 65</li> <li>Modify jumbo description, in page1</li> <li>Swap Pin31, Pin32 type Input and output, in page 8</li> </ol>
IP1000A LF-DS-R06	<ol> <li>Add detailed power consumption for for different voltage, in page 68</li> <li>Remove IntRequested and countdown description, in page 15.</li> <li>Remove receive interrupt coalescing description, in page 16.</li> <li>Remove TCP segmenation, in page 23.</li> <li>Modify VendorID description, in page62</li> <li>Modify Minimum Core Voltage from 1.71V to 1.73V, in page68, 69</li> </ol>
IP1000A LF-DS-R07	1. Add the order information for lead free package.
IP1000A LF-DS-R08	1. Remove description about 93C56, support 93C46 only, in page-1, 6







## **1 PIN Description**

Pin no.	Label	Туре	Description
Medium Inter	face		
36, 37, 41, 42, 50, 51, 55, 56	TP_MDI [3:0]+/-	I/O	<b>Twisted- Pair Media Dependent Interface [3:0]</b> In 1000BASE-T mode, all 4 pairs are both input and output at the same time. In 100BASE-TX and 10BASE-T mode, one pair of TP_MDI [1:0]+/- is used for transmit pair and the other is used for receive pair. TP_MDI [3:2]+/- are unused in 100BASE-TX and 10BASE-T mode.
Analog misc			
48	HSDAC_P	0	Test Pin Left floating
8	CTRL_REGD	0	<b>Digital Regulator Control</b> . Regulator control to generate 1.8V supply.
45	CTRL_REGA	0	Analog Regulator Control. Regulator control to generate 1.8V supply.
34	RSET	Ι	<b>Reference</b> . External 6.2 k $\Omega$ resistor connection as bandgap resistor.
LED			
17	LED_LINK10N EESK	0	LINK 10Mb/s LED. 10BASE-T Link Indicator. This pin is shared with EEPROM/serial ROM clock
18	LED_LINK100N	0	LINK 100Mb/s LED. 100Mb/s Link Indicator. This pin is shared with EEPROM/serial ROM Data Input
14	LED_LINK1000N	0 LI	LINK 1000Mb/s LED.
22	LED_DUPLEXN EEDO	0	Duplex LED. Duplex or Duplex/Collision indicator. This pin is shared with the output from EEPROM/serial ROM
21	LED_RXN BootRom_HOLD	0	Receive LED. Receive Activity. shared pin of output to serial Rom for HOLD
16	LED_TXN BootRom_WEN	0	<b>Transmit LED.</b> Transmit Activity. shared pin of output to serial Rom for write enable(active low)



## **PIN Description (continued)**

Pin no.	Label	Туре	Description
Main Clock			
31	X2	0	Reference Clock. 25 MHz crystal reference.
32	X1	I	<b>Reference Clock.</b> 25 MHz crystal reference or oscillator input.
PCI interface	;		
60	VDET	I	<b>Power Detect.</b> The IP1000A LF detects whether PCI bus power supply is available or not from this pin.
59	INTAN	0	<b>Interrupt Request</b> , asserted LOW. The IP1000A LF asserts INTAN to request an interrupt, when any one of the programmed interrupt event occurs.
61	RSTN	1	<b>Reset</b> , asserted LOW. RSTN will cause the IP1000A LF to reset all of its functional blocks. RSTN must be asserted for a minimum duration of 10 PCICLK cycles. While RSTN is asserted, the IP1000A LF PCI interface is placed in an isolated state. When the IP1000A LF PCI bus is isolated, all PCI output and bi-directional signals are placed in a high impedance state, and all inputs are ignored. The IP1000A LF will remain in a reset state for approximately 380ns following the de-assertion of RSTN.
63	PMEN	0	<b>Wake Event</b> , assertion level is programmable. The IP1000A LF asserts PMEN to signal the detection of a wake event. The PMEN signal eventually drives the PCI bus PME# signal, but not intended to be directly connected to PME#. See the PCI Bus Power Management Interface Specification for details on generating PME# from PMEN.
108	PAR	I/O	<b>Parity</b> . PCI Bus parity is even across bits 0 through 31 of AD and bits 0 through 3 of CBEN. The IP1000A LF generates PAR during address and write data phases as a bus master, and during read data phase as a target. It checks for correct parity during read data phase as bus master, during every address phase as a bus slave, and during write data phases as a target.
100	FRAMEN	I/O	<b>PCI Bus Cycle Frame</b> , asserted LOW. FRAMEN is asserted at the beginning of the address phase of the bus transaction and de-asserted before the final transfer of the data phase of the transaction.
102	TRDYN	I/O	<b>Target Ready</b> , asserted LOW. A bus target asserts TRDYN to indicate valid read data phases, and to indicate it is ready to accept data during write data phases. A bus master will monitor TRDYN.



## **PIN Description (continued)**

Pin no.	Label	Туре	Description
PCI interface	(continued)		
101	IRDYN	I/O	<b>Initiator Ready</b> , asserted LOW. A bus master asserts IRDYN to indicate valid data phases on AD during write data phases, and to indicate it is ready to accept data during read data phases. A target will monitor IRDYN.
104	STOPN	I/O	<b>Stop</b> , asserted LOW. STOPN is driven by the slave target to inform the bus master to terminate the current transaction.
103	DEVSELN	I/O	<b>Device Select</b> , asserted LOW. The IP1000A LF asserts DEVSELN when it is selected as a target during a bus transaction. It monitors DEVSELN for any target to acknowledge a bus transaction initiated by the IP1000A LF.
82	IDSEL	Ι	<b>Initialization Device Select.</b> The IDSEL is used to select the IP1000A LF during configuration read and write transactions.
67	PCICLK	I	PCI Bus Clock. This clock is used to drive the PCI bus interfaces and the internal DMA logic. All bus signals are sampled on the rising edge of PCICLK. PCICLK can operate from 0MHz to 66MHz, on a PCI bus.
105	PERRN	I/O	<b>Parity Error</b> , asserted LOW. The IP1000A LF asserts PERRN when it checks and detects a bus parity error. When it is generating PAR output, the IP1000A LF monitors for any reported parity error on PERRN.
107	SERRN	0	System Error, asserted LOW.
68	REQN	0	<b>Request</b> , asserted LOW. The IP1000A LF asserts REQN to request PCI bus master operation.
62	GNTN	I	<b>PCI Bus Grant</b> , asserted LOW. GNTN signals access to the PCI bus has been granted to IP1000A LF.
80, 96, 112, 125	CBE [3:0] N	I/O	<b>PCI Bus Command/Byte Enable</b> , asserted LOW. Bus command and byte enables are multiplexed on the CBEN signals. CBEN specify the bus command during the address phase transaction, and carry byte enables during the data phase.



## **PIN Description (continued)**


Pin no.	Label	Туре	Description
PCI address/d	lata bus		
2, 3, 4, 6, 7, 9, 69, 70, 71, 72, 73, 76, 77, 79, 83, 84, 85, 86, 88, 90, 93. 95, 113, 114, 115, 116, 117, 118, 123, 124, 126, 127,		I/O	<b>PCI Bus Address/Data</b> . Address and data are multiplexed on the AD pins. Bits 0 through 31 carry the lower 32 bits of the physical address during the first clock cycle of a transaction, and carry data during the subsequent clock cycles.
EEPROM inte	rface / EXPANSIO	NROM	
27	BECS	0	Boot ROM Chip Select Note: EESK, EEDI, EEDO are shared with EEPROM
28	EECS	0	EEPROM Chip Select
Test pins			
25	TEST	I,PU	Selection of internal test ( tied to ground for normal mode )
30	NC	I,PU	NC
Analog Power	r and Ground		
47	AVCCH	Power	Analog Power 3.3V
39, 44, 53, 58	AVCC	Power	Analog Power 1.8V.
35, 38, 40, 43, 46, 49, 52, 54, 57	AVSS	Ground	Analog Ground
<b>Digital Power</b>	and Ground		
11, 20, 26, 29, 66, 74, 91, 99, 111, 121	VCC2	Power	Digital I/O Power 3.3V
1, 10, 15, 24, 81, 92, 98, 106, 120	VCC1	Power	Digital Core Power 1.8V.
5, 13, 23, 33, 65, 75, 89, 97, 109, 122	VSS2	Ground	Digital Ground
<del>8</del> , 12, 19, 64, 78, 87, 94, 110, 119, 128	VSS1	Ground	Digital Ground



## 2 Function Description

### 2.1 Physical Layer

#### 2.1.1 Introduction



#### Figure 2-1 : DSP Function Block Diagram

With state-of-the-art DSP mixed-mode technology, the physical layer of IP1000A LF is designed to accomplish low power, high performance, and full integration for 1000BASE-T, 100BASE-TX, and 10BASE-T operation.

The IP1000A LF eastablish a proper link mode with its link partner through Auto-Negotiation process. Automatic MDI/MDI-X crossover function and wire polarity correction capability ensure robust data exchange over CAT5 UTP cables. Channel skews among different pairs of the cable are also automatically adjusted.

## 2.1.2 Receiver Fucntion

#### 2.1.2.1 Active Hybrid

The IP1000A LF implements an on-chip hybrid to reduce the near-end echo by subtracting the replica of the transmitted signal from the input signal. This hybrid relieves the precision requirement of ADC and the digital echo canceller.

## 2.1.2.2 Analog to Digital Converter (ADC)

The ADC function block converts analog signal to digitized samples at 125MHz. With an advanced architecture and high linearity, the ADC is able to provide excellent quantization accuracy for subsequent digital signal processing.



#### 2.1.2.3 Echo Canceller

With the proprietary architecture, the adaptive digital echo canceller further reduces the residual echo not removed by the hybrid, the reflection due to patch cord impedance mismatch and non-ideal cable characteristics.

#### 2.1.2.4 NEXT Canceller

When IP1000A LF is operated in 1000BASE-T mode, it uses 4 pairs of wires to transmit and receive data at the same time. This results in a detrimental near-end crosstalk between adjacent pairs and significantly impairs the receiver performance. An adaptive digital NEXT canceller is implemented in IP1000A LF to mitigate this effect.

#### 2.1.2.5 Baseline Wander Canceller

IP1000A LF implements a digital adaptive baseline wander cancellation circuit to compensate DC shifts, which are result of the DC loss from the transformer.

#### 2.1.2.6 Feed-Forward Equalizer (FFE) and Decision-Feedback Equalizer (DFE)

The FFE and DFE of IP1000A LF are designed to remove inter-symbol interference. These fully adaptive filters can track the inherently time-variant channel environment.

#### 2.1.2.7 Digital Timing Recovery

IP1000A LF adopts a digital timing recovery scheme to accurately acquire the timing information at the receiver side. This advanced digital timing recovery block reduces both long-term and short-term frequency jitter to achieve as low bit error rate as possible. The maximum frequency offset it can track far exceeds the requirement of the IEEE standard.

#### 2.1.2.8 Decoder

The IP1000A LF implements different decoders for 1000BASE-T, 100BASE-TX, and 10BASE-T respectively.

#### 2.1.3 Transmit Function

#### 2.1.3.1 Digital to Analog Converter (DAC)

The IP1000A LF incorporates a hightly integrated DAC to transmit Normal Link Pulse (NLP), Fast Link Pulse (FLP), Manchester coded symbols, MLT3 waveform, or partial response PAM5 signals.

#### 2.1.3.2 Encoder

The IP1000A LF implements different encoders for 1000BASE-T, 100BASE-TX, and 10BASE-T respectively.

#### 2.1.4 Link Function

#### 2.1.4.1 Medium Dependent Interface (MDI)

The IP1000A LF transmits and receives data with all four pairs of wires in 1000BASE-T mode. If the IP1000A LF is operated in 100BASE-TX or 10BASE-T mode, only one pair is responsible for transmitting and the other for receiving data.

### 2.1.4.2 Automatic MDI/MDI-X Crossover and Pair Polarity Correction

The IP1000A LF is able to correct pair polarity errors in all modes. The automatic crossover function will adjust MDI/MDI-X crossover condition for proper operation. In addition, the IP1000A LF can also correct two types of abnormal cable configuration not compliant with the IEEE 802.3ab standard. This function can be turned off by setting PHY register 20.2 to "0".



	Table Assignment of Find Signal to morand more pri-outs					
RJ-45 Contact	IP1000A LF pins	MDI	MDI-X	Abnormal type 1	Abnormal type 2	
1	TP_MDI[0]+	BI_DA+	BI_DB+	BI_DA+	BI_DB+	
2	TP_MDI[0]-	BI_DA –	BI_DB-	BI_DA –	BI_DB –	
3	TP_MDI[1]+	BI_DB+	BI_DA+	BI_DB+	BI_DA+	
6	TP_MDI[1]-	BI_DB -	BI_DA –	BI_DB -	BI_DA –	
4	TP_MDI[2]+	BI_DC +	BI_DD+	BI_DD+	BI_DC +	
5	TP_MDI[2]-	BI_DC -	BI_DD-	BI_DD –	BI_DC -	
7	TP_MDI[3]+	BI_DD+	BI_DC+	BI_DC+	BI_DD+	
8	TP_MDI[3]-	BI_DD –	BI_DC –	BI_DC –	BI_DD –	

## Table Assignment of PMA signal to MDI and MDI-X pin-outs

#### 2.1.4.3 Auto-Negotiation and Next Page Exchange

When the IP1000A LF is not set in forced mode, Auto-Negotiation automatically configures IP1000A LF for 1000BASE-T/100BASE-TX/10BASE-T, full/half duplex, and master/slave operation based on the highest common factor of both link capabality.

IP1000A LF is able to perform next page exchanges. This function can be turned on/off manually by changing the register setting (PHY register 4.15). The content of the next page is based on PHY registers 7 and 8, respectively. When IP1000A LF is operated in 1000BASE-T, the next page exchanges are automatically turned on.

## 2.1.5 Smart Cable Analyzer (SCA<sup>™</sup>)

To simplify the Gigabit link establishment, the IP1000A LF incorporates the "Smart Cable Analyzer" (SCA<sup>™</sup>) feature . This feature helps to make cable diagnosis an easy task for end users. If there is an improperly installed cable, the signal quality can be severly deteriorated to prevent from achieving a high SNR, which as result this leads to a poor networking performance. Furthermore, if the cable is open-circuited or short-circuited in any pair of wires, a Gigabit link is impossible.

SCA can detect opens, shorts or impedance mismatch of a cable. It can also pinpoint the distance of the problematic segment to enable a quick troubleshooting.

#### 2.1.6 Smart Speed Downshift

A normal CAT5 cable has four pairs of wires. However, there exist some legacy cables with only two pairs of wires sufficient for a successful 100Mbps or 10Mbps operation. With the such cables, two Gigabit devices can agree on 1000Mbps speed via Auto-Negotiation but will never set up a successful link. The IP1000A LF can detect this "hangup" condition and downshifts to 100Mbps speed after several repeated failed tries in 1000 Mbps mode.

The default downshift feature is turned on. It can be turned off by setting PHY register 16.11 to "0".

## 2.2 PCI

The PCI Bus Interface (PBI) implements the procedures and algorithms needed to link the IP1000A LF to a PCI bus. The IP1000A LF can be either a PCI bus master or slave. The PBI is also responsible for managing the DMA interfaces and the host processor accessing to the IP1000A LF registers. The PBI also manages interrupt generation for a host processor.



The IP1000A LF supports all of the PCI memory commands and decides on a burst-by-burst basis to issue which command to use in order to maximize bus efficiency. The list of PCI memory commands used by the IP1000A LF is shown below. For all commands, read and write commands are with respect to the IP1000A LF (i.e. read implies the IP1000A LF obtains information from an off-chip location, write implies the IP1000A LF sends information to an offchip location).

Memory Read (MR) Memory Read Line (MRL) Memory Read Multiple (MRM) Memory Write (MW) Memory Write Invalidate (MWI)

MR is used for all fetches of descriptor information. For reads of transmit frame data, MR, MRL, or MRM is used, depending upon the remaining number of bytes in the fragment, the amount of free space in the Transmit FIFO, and whether the Receive DMA Logic is requesting a bus master operation.

MW is used for all descriptor writes. Writes of receive frame data use either MW or MWI, depending upon the remaining number of bytes in the fragment, the amount of frame data in the Receive FIFO, and whether the Transmit DMA Logic is requesting a bus master operation.

The IP1000A LF provides two configuration bits to control the use of advanced memory commands. The MwIEnable bit in the ConfigCommand register allows the host to enable or disable the use of MWI. The MWIDisable bit in the DMACtrl register allows the host system the ability to disable the use of MWI PCI command.

The IP1000A LF provides a set of registers that control the PCI burst behavior. These registers allow a trade-off to be made between PCI bus efficiency and underrun/overrun frequency.

In support of bus isolation requirements for system states in which the IP1000A LF is powered down, all IP1000A LF PCI outputs will enter the tri-state condition when the RSTN is active.

#### 2.2.1 Reset

When the host system issues a reset to the IP1000A LF via the AsicCtrl register, a delay of at least 5ms is required before any register access should be attempted.

#### 2.2.2 FIFOs

The IP1000A LF uses a single configurable 32KB single-port SRAM for both the transmit and receive FIFOs.

#### 2.2.3 DMA

The IP1000A LF implements scatter gather Direct Memory Access (DMA) for moving data from the IP1000A LF to/from the host's system memory. Two independent DMA processes are used to transfer transmit data from host system memory to the IP1000A LF (transmit DMA), and to transfer receive data from the IP1000A LF to host system memory (receive DMA).

#### 2.2.3.1 Transmit DMA

To utilize the IP1000A LF to transmit data onto a Gigabit Ethernet network, the data to be transmitted must be transferred from the host's system memory to the IP1000A LF. The data bus utilized by the IP1000A LF for this data transfer is the PCI bus, and the method for transferring the data is DMA. The locations within system memory which contain the data to be transmitted are indicated to the IP1000A LF using Transmit Frame Descriptors.



The Transmit Frame Descriptor (TFD) is a data structure containing fields specifying a pointer to another TFD (the TFDNextPtr field), control information (the TFC0 field), and from one to 15 pointers to locations within system memory containing the Ethernet frame data (the FragInfo fields). The TFD is used to indicate to the IP1000A LF which blocks of system memory comprise the Ethernet frame data to be transmitted. Each Ethernet frame is described by one and only one TFD.

#### 2.2.3.2 Receive DMA

To utilize the IP1000A LF to receive data from a Gigabit Ethernet network, the received data must be transferred from the IP1000A LF to the host's system memory. The data bus utilized by IP1000A LF for this data transfer is the PCI bus, and the method for transferring the data is DMA. The locations within system memory reserved for the received data are indicated to IP1000A LF using Receive Frame Descriptors.

The Receive Frame Descriptor (RFD) is a data structure containing fields specifying a pointer to another RFD (the RFDNextPtr field), status information (the RFS field), and one pointer (the FragInfo field) to a unique, contiguous block of system memory which is reserved for holding the received data. Typically, one RFD will completely specify a single received Ethernet frame. While it is possible to use multiple RFDs to describe a single Ethernet frame, it is not possible to describe multiple Ethernet frames with a single RFD.

#### 2.2.4 Interrupts

The IP1000A LF generates host system processor interrupts via the PCI bus based on events related to transmit and receive DMA operation. It is the responsibility of the host system to detect these interrupts, identify the corresponding condition which caused the interrupt, and take the appropriate action.

At gigabit per second data rates, interrupts related to Gigabit Ethernet frame transmission and reception can quickly overwhelm a host system processor. The IP1000A LF incorporates several features for minimizing the number of interrupts generated. These features should be carefully understood and utilized to achieve maximum system performance in Gigabit Ethernet networks.

#### 2.2.4.1 Transmit DMA Interrupts

Interrupts can be generated by the IP1000A LF based on a number of events related to transmit DMA operation:

- TxDMAComplete interrupt is issued after successful transfer of an Ethernet frame to the IP1000A LF via transmit DMA with the TxDMAIndicate bit in the TFD's TFC0 field is a logic 1. Use of this interrupt is not recommended due to the frequency of transmit DMA operations in a Gigabit Ethernet network.
- TxComplete interrupt (frame transmission complete without error) is issued after successful transmission of an Ethernet frame which has already been transferred to the IP1000A LF with the TxIndicate bit in the TFD's TFC0 field is a logic 1. A recommended use of this feature is to avoid setting the TxIndicate bit in every TFD, but instead only set the TxIndicate bit in the last TFD of a TFDList, or in every Nth frame (where N>1).
- TxComplete interrupt (frame transmission encountered an error) is issued if an error occurs during transmission of an Ethernet frame which has already been transferred to the IP1000A LF independent of the TxIndicate bit setting in the TFD's TFC0 field. When an error occurs, the transmit MAC of the IP1000A LF is disabled (and must be re-enabled to resume operation). Transmit DMA operation continues in spite of transmit errors except for the case of a transmit underrun error (indicated by the TxUnderrun bit in the TxStatus register). To resume transmit DMA operation after a transmit underrun error, the transmit DMA, transmit FIFO, and transmit MAC functions within IP1000A LF must be reset.

A common use of interrupts during transmit DMA operation is to determine which TFDs have been successfully transmitted so the host system can free the memory occupied by old TFDs. Interrupts however usually incur a significant cost in terms of host system performance, requiring a large



percentage of processor time to service. While interrupts are expensive, memory is usually abundant, therefore a trade off which minimizes interrupts in exchange for more memory usage is desirable.

### 2.2.4.2 Interrupt-Less Transmit DMA

IP1000A LF's transmit DMA can operate without generating host system processor interrupts. In this mode of operation, the host system does not set the TxIndicate or TxDMAIndicate bits in the TFC0 field of any TFDs used to transfer Ethernet frames from system memory. Thus, an interrupt is not issued by the IP1000A LF to indicate successful DMA transfer or successful transmission of each Ethernet frame. An interrupt will only be issued by the IP1000A LF in the event of a transmit error, but this case should be rare.

Without the use of interrupts, the IP1000A LF provides another mechanism for the host system to determine which Ethernet frames have been successfully transmitted. This mechanism allows the host system to free memory locations holding old TFD lists. This "interrupt-less" mechanism involves using the TxFrameld field of the TxStatus register. The TxFrameld field of the TxStatus register indicates the last Ethernet frame which was successfully transmitted. Using this information, the host system can infer successful transmission of all Ethernet frames up to the frame indicated by the TxFrameld field of the TxStatus register. Thus, the host system decides when to poll the TxFrameld field of the TxStatus register (for example, when the amount of memory occupied by old TFD lists becomes excessive) and avoid generation of processor intensive interrupts by the IP1000A LF.

#### 2.2.4.3 Receive DMA Interrupts

Interrupts can be generated by the IP1000A LF based on a number of events related to receive DMA operation:

- RxDMAComplete interrupt is issued after successful transfer of one or more Ethernet frames (based on the interrupt coalescing configuration) from the IP1000A LF to the host system memory. Interrupt coalescing should be used in conjunction with the RxDMAComplete interrupt given the frequency of frame receipts in a Gigabit Ethernet network.
- RxDMAPriority interrupt is issued if a received Ethernet frame contains a Tag Control Information field with priority greater than or equal to the priority set in the RxDMAIntCtrl register.
- RFDListEnd interrupt is issued if the end of the RFD list is reached (indicated by an RFDNextPtr field with a value of 0x000000000), or a RFD with the RFDDone bit of the RFS field with a value of logic 1 is encountered.

## 2.2.4.4 Receive DMA Interrupt Coalescing

A common use of interrupts during receive DMA operation is to indicate when new Ethernet frames have been transferred to host system memory. Interrupts however usually incur a significant cost in terms of host system performance, requiring a large percentage of processor time to service. One way to minimize the number of interrupts issued by the IP1000A LF related to receive DMA operation is to issue a single interrupt to indicate multiple Ethernet frames have been received. While minimizing interrupts can improve host system performance, it can also require more host system memory usage, and increase network latency. Therefore, a balance between interrupt frequency and network latency must be reached by the host system to optimize performance. Note: interrupt coalescing only applies to the nominal TFD list. Priority TFD lists do not utilize interrupt coalescing.

#### 2.2.5 ACPI

The IP1000A LF supports operating system directed power management according to the ACPI specification. Power management registers in the PCI configuration space, as defined by the PCI Bus Power Management Interface specification, Revision 1.1



#### 2.2.5.1 Power Management States

The IP1000A LF supports several power management states. The PowerState field in the PowerMgmtCtrl register determines IP1000A LF's current power state. The power states are defined as follows:

- D0 Uninitialized (power state 0) is entered as a result of hardware reset, or after a transition from D3 Hot to D0. This state is the same as D0 Active except that the PCI configuration registers are uninitialized. In this state, the IP1000A LF responds to PCI configuration cycles only.
- D0 Active (power state 0) is the normal operational power state for the IP1000A LF. In this state, the
  PCI configuration registers have been initialized by the system, including the IoSpace,
  MemorySpace, and BusMaster bits in the ConfigCommand register, so the IP1000A LF is able to
  respond to PCI I/O, memory and configuration cycles and can operate as a PCI master. The
  IP1000A LF cannot signal wake (PMEN on the PCI bus) from the D0 state.
- D1 (power state 1) is a "light-sleep" state. The IP1000A LF optionally supports this state determined by the D1Support bit in the ConfigParm word in the EEPROM. The D1 state allows transition back to D0 with no delay. In this state, the IP1000A LF responds to PCI configuration accesses, to allow the system to change the power state. The IP1000A LF's function in the D1 state is to recognize wake events and link state events and pass them on to the system by asserting the PMEN signal on the PCI bus.
- D2 (power state 2) is a partial power-down state. The IP1000A LF optionally supports this state determined by the D2Support bit in the ConfigParm word in the EEPROM. D2 allows a faster transition back to D0 than is possible from the D3 state. In this state, the IP1000A LF responds to PCI configuration accesses, to allow the system to change the power state. In D2 the IP1000A LF does not respond to any PCI I/O or memory accesses. The IP1000A LF's function in the D2 state is to recognize wake events and link state events and pass them on to the system by asserting the PMEN signal on the PCI bus.
- D3 Hot (power state 3) is the full power-down state for the IP1000A LF. In this state, the IP1000A LF responds to PCI configuration accesses, to allow the system to change the power state back to D0 Uninitialized. In D3 hot, the IP1000A LF does not respond to any PCI I/O or memory accesses. The IP1000A LF's main responsibility in the D3 Hot state is to recognize wake events and link state events and signal those to the system by asserting the PMEN signal on the PCI bus.
- D3 Cold (power state undefined) is the power-off state for the IP1000A LF. The IP1000A LF does not function in this state. When power is restored, the system guarantees the assertion of hardware reset, which puts the IP1000A LF into the D0 Uninitialized state.

#### 2.2.6 Wake On LAN

Wake on LAN is a key component of the IBM/Intel® Advanced Manageability Alliance (AMA) initiative. The IP1000A LF implements a portion of the Wake On LAN functionality defined by the AMA initiative. Specifically, the IP1000A LF can be configured to respond to wake up frames sent by a Wake On LAN managerment station.

#### 2.2.6.1 Wake Events

The IP1000A LF can generate wake events to the system as a result of Wake Packet reception, Magic Packet reception, or due to a change in the link status. The WakeEvent register gives the host system control over which of these events are passed to the system. Wake events are signaled over the PCI bus using the PMEN signal.

A Wake Packet event is controlled by the WakePktEnable bit in WakeEvent register. The WakePktEnable bit has no effect when IP1000A LF is in the D0 power state, as the wake process can only take place in states D1, D2, or D3. When the IP1000A LF detects a Wake Packet, it signals a wake event on PMEN (if PMEN assertion is enabled), and sets the WakePktEvent bit in the WakeEvent register. The IP1000A LF can signal that a wake event has occurred when it receives a pre-defined frame from another station. The host system transfers a set of frame data patterns into the transmit FIFO using the TxDMA function before placing the IP1000A LF in a power-down state. Once powered down, the IP1000A LF compares




receive frames with the frame patterns in the transmit FIFO. When a matching frame is received (and also passes the filtering mode set in the Receive-Mode register), a wake event is signaled.

Frame patterns are written to the transmit FIFO in a single "pseudo-packet". Prior to transferring this pseudo-packet, the host system should first set the TxReset in the AsicCtrl (to reset the transmit FIFO pointers and prevent transmission) then prepare a TFD that points to a single data buffer. The buffer should contain one or more frame patterns placed contiguously. The number of frame patterns is limited by the transmit FIFO size. The FragLen field in the TFD must exactly equal the sum of the frame pattern bytes. Also, the host system must set the WordAlign field to 'x1' in the TFCO field of the TFD to prevent frame word-alignment. Finally, the host system must write the TFD's address to the TFDListPtr register to transfer the frame into the transmit FIFO.

The frame patterns in the transmit FIFO specify which bytes in received frames are to be examined. Each byte in the transmit FIFO specifies a four bit relative offset (from the start of the received frame) in the most significant nibble and a four bit length indicator in the least significant nibble. Relative offsets describe the number of bytes of the received frame to skip from the last relevant byte, beginning with byte 0x00. Relative offsets with a value of 0xF indicate the actual relative offset is larger than 15, and is specified by the next 8 bit value in the transmit FIFO. Length indicators with a value of 0xF indicate the actual length indicator is larger than 15, and is specified by the next 8 bit value in the length indicator are 0xF, the first byte following the relative offset/length indicator pair is the actual relative offset, and the second following byte is the actual length indicator. A byte value of 0x00 indicates the end of the pattern for that wake frame. Immediately following the end-of-pattern is a 4-byte CRC. The calculation used to for the CRC is the same polynomial as the Ethernet MAC FCS.

An example pseudo-packet (based on the ARP packet example from Appendix A of the "OnNow Network Device Class Power Management Specification") which would be loaded into the transmit FIFO of the IP1000A LF is shown in Figure 2-2.



## Figure 2-2 : Example Pseudo Packet

Table 2-1 deciphers the pseudo packet inFigure 2-2 indicating the relative offset and length indicators which the IP1000A LF will apply to all receive frames.

PSEUDO PACKET OFFSET/ LENGTH INDICATOR PAIRS	ACTUAL RELATIVE OFFSET	ACTUAL LENGTH INDICATOR
0xC2	0xC	0x2
0x71	0x7	0x1
0xF4 0x10	0x10	0x4

Table 2-1 : Example Pseudo	Packet Field Breakdown
----------------------------	------------------------

If the pseudo packet shown in Figure 2-2 and described in Table 2-1 is placed into the IP1000A LF's transmit FIFO, for each received frame the IP1000A LF will take a CRC over the bytes described inTable 2-2.

Table 2-2 : Relationshi	n Retween Pseud	lo Packet and	Receive Frame B	vtes
	Delween Faeuu	IO Fachel anu	Neceive I faille D	yica

ACTUAL RELATIVE OFFSET	ACTUAL LENGTH INDICATOR	BYTE OFFSETS OF RECEIVE FRAME TO CALCULATE CRC OVER
0xC	0x2	0xC, 0xD
0x7	0x1	0x15
0x10	0x4	0x26, 0x27, 0x28, 0x29

If a CRC calculation over the received frame bytes indicated by the pseudo packet (in this example, those bytes described byTable 2-2) matches the CRC value in the pseudo packet (in this example 0xF31908D7) the IP1000A LF will assert a wake event. Note, this matching technique may result in false wake events being reported to the host system as it is possible that more than one set of byte values specified by the pseudo packet may result in the same CRC value.

The IP1000A LF also supports Magic Packet<sup>™</sup> technology developed by Advanced Micro Devices to allow remote wake-up of a sleeping station on a network via transmission of a special frame. Once the IP1000A LF has been placed in Magic Packet mode and put to sleep, it scans all incoming frames addressed to it for a data sequence consisting of 16 consecutive repetitions of its own 48-bit Ethernet MAC StationAddress. This sequence can be located anywhere within the frame, but must be preceded by a synchronization stream. The synchronization stream is defined as 6 bytes of 0xFF. For example, if the MAC address programmed into the StationAddress register is 0x11:22:33:44:55:66, then the IP1000A LF would be scanning for the frame data shown in Figure 2-3.

#### Figure 2-3 : Example Magic Packet

<b>Received Packet</b>	
0xFFFFFFFFFFF	
0x112233445566	

Magic Packet wake up is controlled by the MagicPktEnable bit in the WakeEvent register. A wake event can only take place in the D1, D2, or D3 states, and the MagicPktEnable bit has no effect when the IP1000A LF is in the D0 power state. The Magic Packet must also pass the address matching criteria set in ReceiveMode register. A Magic Packet may also be a broadcast frame. When the IP1000A LF detects a Magic Packet, it signals a wake event on PMEN (if PMEN assertion is enabled), and sets the MagicPktEvent bit in the WakeEvent register.

The IP1000A LF can also signal a wake event when it senses a change in the network link state, from "link up" to "link fail", or vice versa. Link state wake is controlled by the LinkEventEnable bit in the WakeEvent register.

At the time LinkEventEnable bit is set by the host system, the IP1000A LF samples the current link state. It then waits for the link state to change. If the link state changes before the IP1000A LF returns to state D0 or the LinkEventEnable bit is cleared, the LinkEvent bit is set in the WakeEvent register, and (if it is enabled) the PMEN signal is asserted.

#### 2.3 Media Access Control

The MAC block implements the IEEE Ethernet 802.3 Media Access Control functions with Full Duplex and Flow Control enhancements. In half duplex mode, the MAC implements the Carrier Sense Multiple Access with Collision Detect (CSMA/CD) protocol. Full duplex mode by definition does not utilize CSMA/CD, allowing data to be transmitted on demand. An optional flow control mechanism in full duplex mode is provided via the MAC Control PAUSE function. Additionally, the MAC also performs these functions in either half or full duplex mode:

- Optional transmit frame check sequence (FCS) generation
- Padding to the minimum legal frame size



- Preamble and SFD generation
- Preamble and SFD removal
- Receive frame FCS checking and optional FCS stripping
- Receive frame destination address matching
- Support for multicast and broadcast frame reception or rejection (via filtering)

In addition, the MAC is responsible for generation of hardware signals to update the internal statistics counters.

### 2.3.1 VLAN

Virtual Local Area Network (VLAN) technology is used to regulate broadcast and multicast traffic in switched Ethernet networks. VLAN technology utilizes Ethernet frame tagging, providing Ethernet switches a mechanism to correlate a specific Ethernet frame with a specific group of end stations. Using this correlation, Ethernet switches in a network are able to regulate broadcast and multicast VLAN tagged frames, forwarding such frames only to those nodes which are members of the same VLAN (instead of to all nodes). In this way, broadcast and multicast network utilization is minimized.

The IEEE defines VLANs as follows:

- VLANs facilitate easy administration of logical groups of stations that can communicate as if they
  were on the same LAN. They also facilitate easier administration of moves, adds and changes in
  members of these groups.
- Traffic between VLANs is restricted. Bridges forward unicast, multicast and broadcast traffic only on LAN segments that serve the VLAN to which the traffic belongs.
- As far as possible, VLANs maintain compatibility with existing bridges and end-stations.

Detailed information on VLAN implementation is located in the following standards:

- IEEE 802.1Q Virtual Bridged Local Area Networks (also now part of ISO/IEC 15802-3: 1998). Specifies the operation of VLAN enabled Ethernet bridges, and defines the tagged frame format.
- IEEE 802.3ac Frame Extensions for Virtual Bridged Local Area Networks (VLAN) Tagging on 802.3 Networks. Modifies the IEEE 802.3 specification to accommodate tagging for VLANs as specified in IEEE 802.1Q.

The IP1000A LF supports VLANs with the following functions:

- Transmission and reception of VLAN tagged frames, increasing the maximum frame size by four octets.
- VLAN tags for transmit frames may be applied either by the host system prior to transfer of the frame to the IP1000A LF via the transmit DMA process, or by the IP1000A LF via the VLAN tag information specified in the TFC0 or the VLANTag register. The the TFC0 VLANTagInsert field, and MACCtrl register AutoVLANtagging bit determines the source for VLAN frame tagging with the TFC0 VLANTagInsert having priority over the MACCtrl register AutoVLANtagging bit.
- Any VLAN tagged frames received by the IP1000A LF may be transferred to the host system unmodified, or stripped of all VLAN tags as determined by the MACCtrl register AutoVLANuntagging bit. For any received frame which contains a VLAN tag, regardless of the state of the MACCtrl register AutoVLANuntagging bit, the VLAN tag is copied to the RFS TCI field.
- The priority of VLAN tagged frames received by the IP1000A LF may be detected and based on the programmable PriorityThresh field of the RxDMAIntCtrl register, an interrupt asserted via the RxDMAPriority field of the IntStatus or IntStatusAck register.
- Using the ReceiveVLANMatch or ReceiveVLANHash fields of the ReceiveMode register, only VLAN tagged frames with specified VLAN ID values are passed to the host system. All other VLAN tagged frames and all un-tagged frames are dropped.

#### 2.3.2 Layer 3/4 Checksums

The Ethernet Carrier Sense Multiple Access with Collision Detect (CSMA/CD) protocol comprises a portion of Layer 2 within the Open Systems Interconnect (OSI) Seven Layer Model of network systems. Ethernet incorporates a CRC capability (via the FCS field) in an attempt to check for errors during transmission.



Higher layer protocols which utilize Ethernet may also utilize checksums in addition to the Ethernet FCS. These higher layer protocol checksums are typically calculated by the host system, and inserted within the Ethernet frame (for transmit data) prior to frame transfer to the IP1000A LF via the transmit DMA process. Similarly, higher layer protocol checksums within received Ethernet frames are verified by the host system after the frames have been transferred from the IP1000A LF via receive DMA process.

The IP1000A LF can perform checksum calculations, and verifications for three popular higher layer protocols.

- Internet Protocol version 4 (Layer 3 within the OSI model) defined in RFC 791
- Transmission Control Protocol (Layer 4 within the OSI model) defined in RFC 793
- User Datagram Protocol (Layer 4 within the OSI model) defined in RFC 768

By configuring the IP1000A LF to perform the checksum calculations for the supported protocols, the host system working load is lightened resulting in higher performance.

The IP1000A LF will check each frame for the respective checksum functions which are selected and will not calculate or insert IPv4/TCP/UDP checksums if the frame data does not contain an IPv4 datagram (or IPv6 datagram if the IPv6Enable bit is a logic 1), TCP segment, or UDP datagram. If the host system does not want the IP1000A LF to calculate and insert IPv4/TCP/UDP checksums, the respective checksum bits within the TFC0 field must be a logic 0.

#### 2.3.3 Flow Control

The IP1000A LF supports both asymmetric and symmetric IEEE 802.3 flow control via the MAC Control PAUSE function. Any IEEE 802.3 flow control compliant node receiving a PAUSE control frame must inhibit frame transmission for the amount of time specified in the PAUSE control frame. The pause time is specified in pause quanta (in Gigabit Ethernet, a pause quanta is 512 bit times and a bit time is 1ns). The maximum pause time is 65,535 pause quanta, or 33.6ms.

Asymmetric operation corresponds to the IP1000A LF acting on PAUSE frames received from a Gigabit Ethernet network. Symmetric operation corresponds to the IP1000A LF both acting on received PAUSE frames, and transmitting PAUSE frames onto a Gigabit Ethernet network. Use of asymmetric and symmetric flow control is

Typically determined during auto negotiation.

When participating in symmetric flow control operation, transmit PAUSE control frames can be generated by the host system, or automatically by the IP1000A LF. The host system may use any mechanism to determine when to transfer a PAUSE control frame to the IP1000A LF. Automatic generation of PAUSE control frames by the IP1000A LF is related to the state of the receive FIFO. If the receive FIFO fills beyond a host system configurable point (the flow control on threshold, as defined by the FlowOnThresh register), the IP1000A LF will automatically transmit a PAUSE control frame in an attempt to halt the transmitting node. The flow control on threshold, above which the IP1000A LF sends a PAUSE control frame, must be chosen carefully to account for receive frames already in transit. A general rule is to set the flow control on threshold offset (the difference between the maximum size of the FIFO and the flow control on threshold) equal to or greater than twice the size (in bytes) of the maximum expected receive frame size. Once the receive FIFO fills to the point defined by the FlowOnThresh register, a PAUSE frames is transmitted for each non-MAC control frame received by the IP1000A LF, until the receive FIFO empties to the point defined by the FlowOffThresh register.



## **3** Register Description

Abbreviation	Description
SC	Self-Clear
LH	Latched High
LL	Latched Low
R Read Only	
R/W	Read and Write

### Table 3-1 : Abbreviation Description

#### 3.1 PHY Registers

The IP1000A LF includes a full set of PHY registers which can be accessed through the internal MDC/MDIO interface.

Register	Description
Reg0	Control Register
Reg1	Status Register
Reg2	PHY Identifier Register
Reg3	PHY Identifier Register
Reg4	Auto-Negotiation advertise register
Reg5	Link Partner Ability Register
Reg6	Auto-Negotiation Expansion Register
Reg7	Auto-Negotiation Next Page Transmit Register
Reg8	Auto-Negotiation Link Partner Next Page Register
Reg9	1000BASE-T Control Register
Reg10	1000BASE-T Status Register
Reg11	Reserved
Reg12	Reserved
Reg13	Reserved
Reg14	Reserved
Reg15	Reserved
Reg16	Reserved
Reg17	Reserved
Reg18	Reserved
Reg19	Reserved

#### Table 3-2 : PHY Register Map



## 3.1.1 Control Register (Reg0)

Class..... PHY Registers

Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers

Register Address ...... 0x0

Default ..... 0x1140

Width ..... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
0.5:0	Reserved		RO	Alwa	ays 0
0.6	Speed Selection (MSB)	0.6 0.13 1 1 = Reserved 1 0 = 1000Mb/s 0 1 = 100Mb/s 0 0 = 10Mb/s	R/W	1	Update
0.7	Collision Teset	1 = Enable COL signal test 0 = Disable COL signal test	R/W	0	0
0.8	Duplex Mode	1 = Full duplex 0 = Half duplex	R/W	1	Update
0.9	Restart Auto-NEG	1 = Restart Auto-Negotiation Process 0 = Normal operation	R/W SC	0	SC
0.10	Isolate	1 = electrically Isolate PHY from MII or GMII 0 = normal operation	R/W	0	0
0.11	Power Down	1 = Power down 0 = Normal operation	R/W	0	0
0.12	Auto-Negotiation Enable	1 = Enable Auto-Negotiation Process 0 = Disable Auto-Negotiation Process	R/W	1	Update
0.13	Speed Selection (LSB)	0.6 0.13 1 1 = Reserved 1 0 = 1000Mb/s 0 1 = 100Mb/s 0 0 = 10Mb/s	R/W	0	Update
0.14	Loopback	1 = enable loopback mode 0 = disable loopback mode	R/W	0	0
0.15	Software Reset	1 = PHY software reset 0 = normal operation	R/W SC	0	0 (SC)



## 3.1.2 Status Register (Reg1)

Class..... PHY Registers

Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers

Register Address ...... 0x1

Default ..... 0x7949

Width ..... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset	
1.0	Extended Capability	<ul><li>1 = extended register capabilities</li><li>0 = basic register set capabilities only</li></ul>	RO	1	1	
1.1	Jabber Detect	<ul><li>1 = jabber condition detected</li><li>0 = no jabber condition detected</li></ul>	RO LH	0	0	
1.2	Link Status	1 = link is up 0 = link is down	RO LL	0	0	
1.3	Auto-Negotiation Ability	<ul><li>1 = PHY is able to perform Auto-Negotiation</li><li>0 = PHY is not able to perform Auto-Negotiation</li></ul>	RO	1	1	
1.4	Remote Fault	<ul><li>1 = remote fault condition detected</li><li>0 = no remote fault condition detected</li></ul>	RO LH	0	0	
1.5	Auto-Negotiation Complete	1 = Auto-Negotiation process completed 0 = Auto-Negotiation process not completed	RO	0	0	
1.6	MF Preamble Suppression	<ul> <li>1 = PHY will accept management frames with preamble uppressed.</li> <li>0 = PHY will not accept management frames with preamble uppressed.</li> </ul>	RO	Reser	ved 1	
1.7	Reserved	ignore when read	RO	Reser	ved 0	
1.8	Extended Status	<ul><li>1 = Extended status information in Register 15</li><li>0 = No extended status information in Register 15</li></ul>	RO	Reser	Reserved 1	
1.9	100BASE-T2 Half Duplex	1 = PHY able to perform half duplex 100BASE-T2 0 = PHY not able to perform half duplex 100BASE-T2	RO	Reser	ved 0	
1.10	100BASE-T2 Full Duplex	1 = PHY able to perform full duplex 100BASE-T2 0 = PHY not able to perform full duplex 100BASE-T2	RO	Reser	ved 0	
1.11	10Mb/s Half Duplex	<ul> <li>1 = PHY able to operate at 10 Mb/s in half duplex mode</li> <li>0 = PHY not able to operate at 10 Mb/s in half duplex mode</li> </ul>	RO	1	1	
1.12	10 Mb/s Full Duplex	<ul> <li>1 = PHY able to operate at 10Mb/s in full duplex mode</li> <li>0 = PHY not able to operate at 10Mb/s in full duplex mode</li> </ul>	RO	1	1	
1.13	100BASE-X Half Duplex	1 = PHY able to perform half duplex 100BASE-X 0 = PHY not able to perform half duplex 100BASE-X	RO	1	1	
1.14	100BASE-X Full Duplex	1 = PHY able to perform full duplex 100BASE-X 0 = PHY not able to perform full duplex 100BASE-X	RO	1	1	
1.15	100BASE-T4	1 = PHY able to perform 100BASE-T4 0 = PHY not able to perform 100BASE-T4	RO	Reser	ved 0	



## 3.1.3 PHY Identifier Register (Reg2)

Class..... PHY Registers

Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers

Register Address ...... 0x2

Default ..... 0x0243

Width ..... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
2.15:0		0000001001000011 note : ICPLUS OUI is 0x0090C3	RO	Always	0x243

#### 3.1.4 PHY Identifier Register (Reg3)

Class	PHY Registers
Access Method	. Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	. 0x3
Default	0x0C80
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
3.3:0	<b>Revision Number</b>	0000	RO	Always	s 0000
3.9:4	Manufacturer's Model Number	001000 note 3.a: This Model Number is for IP1000A LF, IP100 Model Number is 000100	RO	Always	001000
3.15:10	Organizationally Unique Identifier Bit [19:24]	000011	RO	Always	000011

## 3.1.5 Advertisement Register (Reg4)

Class	PHY Registers
Access Method	. Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	. 0x4
Default	. 0x01E1
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
4.4:0	Selector Filed	00001 = 802.3	RO	00001	00001
4.5	10BASE-T Half Duplex	1 = Advertise 0 = Not advertised	R/W	1	1
4.6	10BASE-T Full Duplex	1 = Advertise 0 = Not advertised	R/W	1	1
4.7	100BASE-TX Half Duplex	1 = Advertise 0 = Not advertised	R/W	1	1
4.8	100BASE-TX Full Duplex	1 = Advertise 0 = Not advertised	R/W	1	1



## IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
4.9	100BASE-T4	1 = Capable of 100BASE-T4 0 = Not capable of 100BASE-T4	RO	Resei	rved 0
4.10	PAUSE	1 = MAC PAUSE implemented 0 = MAC PAUSE not implemented	R/W	0	
4.11	Asymmetric Pause	1 = Asymmetric Pause 0 = No asymmetric Pause	R/W	0	
4.12	Reserved	ignore when read	R/W	0	0
4.13	Remote Fault	1 = Set Remote Fault bit 0 = Do not set Remote Fault bit	R/W	0	
4.14	Reserved	ignore when read	RO	Reserved 0	
4.15	Next Page	1 = Advertise 0 = Not advertised	R/W	0	

## 3.1.6 Link Partner Ability Register (Base Page) (Reg5)

Class	PHY Registers
Access Method	. Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	. 0x5
Default	. 0x0
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
5.4:0	Selector Field	Received Code Work Bit 4:0	RO	0	0
5.12:5	Technology Ability Field	Received Code Work Bit 12:5	RO	0	0
5.13	Remote Fault	Received Code Work Bit 13	RO	0	0
5.14	Acknowledge	Received Code Work Bit 14	RO	0	0
5.15	Next Page	Received Code Work Bit 15	RO	0	0

## 3.1.7 Auto-Negotiation Expansion Register (Reg6)

Class	PHY Registers
Access Method	. Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	. 0x6
Default	0x0004
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
6.0	Link Partner Auto-Negotiation Able	<ul><li>1 = Link Partner is Auto-Negotiation able</li><li>0 = Link Partner is not Auto-Negotiation able</li></ul>	RO	0	0
6.1	Page Received	1 = A New Page has been received 0 = A New Page has not been received	RO LH	0	0



## IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
6.2	Local Next Page Able	1 = Local Device is Next Page able 0 = Local Device is not Next Page able	RO	0	0
6.3	Link Partner Next Page Able	1 = Link Partner is Next Page able 0 = Link Partner is not Next Page able		0	0
6.4	Parallel Detection Fault	<ul> <li>1 = A fault has been detected via the Parallel Detection function</li> <li>0 = A fault has not been detected via the Parallel Detection function</li> </ul>			0
6.15:5	Reserved	Ignore when read	RO	Reserve 0	

## 3.1.8 Auto-Negotiation Next Page Transmit Register (Reg7)

Class...... PHY Registers Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers Register Address ...... 0x7 Default ...... 0x2001 Width ...... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
7.10:0	Message/ Unformatted Field	Transmit Code Word Bit 10:0	R/W	0x001	0x001
7.11	Toggle	Transmit Code Word Bit 11	RO	0	0
7.12	Acknowledge 2	Transmit Code Word Bit 12	R/W	0	0
7.13	Message Page	Transmit Code Word Bit 13	R/W	1	1
7.14	Reserved	Transmit Code Word Bit 14	RO	Reserved 0	
7.15	Next Page	Transmit Code Word Bit 15		0	0

## 3.1.9 Auto-Negotiation Link Partner Next Page Register (Reg8)

Class	PHY Registers
Access Method	Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	0x8
Default	0x0
Width	16 bits

Bit	BIT Name	BIT Description	BIT Description Type		SW Reset
8.10	Message/ Unformatted Field	Received Code Word Bit 15	RO	0x000	0x000
8.11	Toggle	Received Code Word Bit 15	RO	0	0
8.12	Acknowledge 2	Received Code Word Bit 15	RO	0	0
8.13	Message Page	Received Code Word Bit 15	RO	0	0
8.14	Acknowledge	Received Code Word Bit 15	RO	0	0
8.15	Next Page	Received Code Word Bit 15	RO	0	0



## 3.1.10 1000BASE-T Control Register (Reg9)

Class..... PHY Registers

Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers

Register Address ...... 0x9

Default ..... 0x0

Width ..... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
9.7:0	Reserved	Ignore when read	R/W	X/W Reserved to 0x00	
9.8	1000BASE-T Half Duplex	1 = Advertise 0 = Not advertise	R/W	0	0
9.9	1000BASE-T Full Duplex	1 = Advertise 0 = Not advertise	R/W	0	0
9.10	Port Type	1 = Prefer multi-port device (MASTER) 0 = Prefer single-port device (SLAVE)		0	0
9.11	Configuration Value	1 = Manual configure as MASTER 0 = Manual configure as SLAVE	R/W	0	0
9.12	Manual Configuration Enable	1 = Manual Configuration Enable 0 = Automatic Configuration		0	0
9.15:13	Test mode	000 = Normal Mode 001 = Test Mode 1 - Transmit waveform Test 010 = Test Mode 2 - Transmit Jitter Test (MASTER mode) 011 = Test Mode 3 - Transmit Jitter Test (SLAVE mode) 100 = Test Mode 4 - Transmit Distortion Test 101, 110, 111 = Reserved		000	000

#### 3.1.11 1000BASE-T Status Register (Reg10)

Class	PHY Registers
Access Method	. Indirect access via PhyCtrl(Offset 0x76) registers
Register Address	. 0xA
Default	0x0
Width	16 bits

Bit	BIT Name	BIT Description		HW Reset	SW Reset
10.7:0	Idle Error Count		RO	0x00	0x00
10.8	Reserved	Ignore when read	RO	Reserv	ed to 0
10.9	Reserved	Ignore when read	RO	Reserv	ed to 0
10.10	Link Partner 1000BASE-T Half Duplex Capability	<ul> <li>1 = Link Partner is capable of 1000BASE-T half duplex</li> <li>0 = Link Partner is not capable of 1000BASE-T half duplex</li> </ul>	RO	0	0



## IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
10.11	Link Partner 1000BASE-T Full Duplex Capability	<ul> <li>1 = Link Partner is capable of 1000BASE-T full duplex</li> <li>0 = Link Partner is not capable of 1000BASE-T full duplex</li> </ul>		0	0
10.12	Remote Receiver Status	1 = Remote Receiver OK 0 = Remote Receiver Not OK	RO	0	0
10.13	Local Receiver Status	1 = Local Receiver OK 0 = Local Receiver Not OK	RO	0	0
10.14	MASTER/SLAVE Configuration Resolution	<ul><li>1 = Local PHY configuration resolved to MASTER</li><li>0 = Local PHY configuration resolved to SLAVE</li></ul>	RO	0	0
10.15	MASTER/SLAVE Configuration Fault	1 = MASTER/SLAVE configuration fault detected 0 = No MASTER/SLAVE configuration fault detected	RO LH SC	0	0

## 3.1.12 Extended Status Register (Reg15)

Class..... PHY Registers

Access Method ...... Indirect access via PhyCtrl(Offset 0x76) registers

Register Address ..... 0xF

Default ..... 0xC000

Width ..... 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
15.11:0	Reserved	Ignore when read	RO	0x000	0x000
15.12	1000BASE-T Half Duplex	1 =PHY able to perform half duplex 1000BASE-T 0 =PHY not able to perform half duplex 1000BASE-T	RO	1	1
15.13	1000BASE-T Full Duplex	I =PHY able to perform full duplex 1000BASE-TRO) =PHY not able to perform full duplex 1000BASE-T		1	1
15.14		1 =PHY able to perform half duplex 1000BASE-X 0 =PHY not able to perform half duplex 1000BASE-X	RO	0	0
15.15	1000BASE-X Full Duplex	1 =PHY able to perform full duplex 1000BASE-X 0 =PHY not able to perform full duplex 1000BASE-X		0	0



#### 3.2 MAC Registers

#### 3.2.1 Ethernet MIB Statistics

The host interacts with the IP1000A LF mainly through slave registers, which occupy 256 bytes in the host system's I/O space, 512 bytes in memory space, or both. Generally, registers are referred to as "I/O registers", implying that the registers may in fact be mapped and accessed by the host system in memory space.

These registers must be accessed with instructions that are no larger than the bit-width of the register being accessed. There are several classes of I/O registers, with Ethernet Management Information Base (MIB) Statistics comprising a portion of the total I/O register space. The Ethernet MIB Statistic registers implement several counters defined in the IEEE 802.3 standard.

CLK	BYTE 4	BYTE 3	BYTE 2	BYTE 1	ADDR OFFSET
Тx	FramesWI	FramesWEXDeferal FramesAbortXSColls		ortXSColls	FC
Тx	MacControlF	ramesXmtd	CarrierSe	nseErrors	F8
Тx	BcstFrame	esXmtdOk			F4
Тx		SingleCo	olFrames		F0
Тx		MultiCo	IFrames		EC
Тx		LateCo	ollisions		E8
Тx		FramesWD	eferredXmt		E4
Тx		McstFram	esXmtdOk		E0
Тx		Frames	XmtdOk		DC
Тx		BcstOct	etXmtOk		D8
Тx		McstOct	etXmtOk		D4
Тx		Octet	KmtOk		D0
Rx	FramesLos	stRxErrors	FramesChe	ckSeqErrors	CC
Rx	InRangeLe	ngthErrors	FrameTool	_ongErrors	C8
Rx	MacControlF	ramesRcvd			C4
Rx					C0
Rx	BcstFrame	esRcvdOk			BC
Rx		McstFramesRcvdOk			B8
Rx	FramesRcvdOk				B4
Rx	BcstOctetRcvOk				B0
Rx		McstOcte	etRcvdOk		AC
Rx		Octet	RcvOk		A8

#### Table 3-3 : IP1000A LF Ethernet MIB Statistics Register Map



## 3.2.1.1 BcstFramesRcvdOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	0xBC
Default Value	0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	BcstFramesRcvd Ok	Broadcast Frames Received OK is the count of the number of frames that are successfully received with destination address equal to the broadcast address (0xFFFFFFFFFF). Bcst-FramesRcvdOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). BcstFramesRcvdOk will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.22. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when BcstFramesRcvdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the BcstFramesRcvdOk bit within the StatisticsMask register.	R/W		

#### 3.2.1.2 BcstFramesXmtdOk

Class	Ethernet MIB Statistics
I/O Base Address	loBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xF6
Default Value	0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	BcstFramesXmtd Ok	Broadcast Frames Transmitted is the count of the number of frames that are successfully transmitted to the broadcast address (0xFFFFFFFFFFFF). Frames transmitted to other multicast addresses are excluded from this statistic. Bcst-FramesXmtdOk will wrap around to zero after reaching 0xFFF. See IEEE 802.3 Clause 30.3.1.1.19. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when	R/W		



Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		BcstFramesXmtdOk reaches a value of 0xC000. BcstFramesXmtdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the BcstFramesXmtdOk bit within the StatisticsMask register.			

## 3.2.1.3 BcstOctetRcvOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xB0
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	BcstOctetRcvOk	Broadcast Octets Received OK is the count of the number of data and padding octets in frames, with destination address equal to the broadcast address (0xFFFFFFFFFF), that are successfully received. BcstOctetRcvOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). BcstOctetRcvOk will wrap around to zero after reaching 0xFFFFFFF. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when BcstOctetRcvOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the BcstOctetRcvOk bit within the StatisticsMask register.	R/W		



## 3.2.1.4 BcstOctetXmtOk

Class	Ethernet MIB Statistics
I/O Base Address	. loBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xD8
Default Value	. 0x0000000
Access Rule	. Double Word
Width	. 32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	BcstOctetXmtOk	Broadcast Octets Transmitted OK is a count of data and padding octets of frames successfully transmitted to a the broadcast address (0xFFFFFFFFFFFF). BcstOctetXmtOk will wrap around to zero after reaching 0xFFFFFFFF. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when BcstOctetXmtOk reaches a value of 0xC0000000. BcstOctetXmtOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the BcstOctetXmtOk bit within the StatisticsMask register.	R/W		

#### 3.2.1.5 CarrierSenseErrors

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	MemBaseAddress register value
Address Offset	. 0xF8
Default Value	. 0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	CarrierSenseErrors	Carrier Sense Errors counts the number of times that the carrier sense signal (CRS) was de-asserted (a logic 0) during the transmission of a frame without collision. The carrier sense signal is not monitored for the purpose of this statistic until after the preamble and start-of-frame delimiter fields of the Ethernet frame have been transmitted. CarrierSenseErrors will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.13. An UpdateStats interrupt (UpdateStats bit within			



## IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		the IntStatus register) will occur when CarrierSenseErrors reaches a value of 0xC000. CarrierSenseErrors is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the CarrierSenseErrors bit within the StatisticsMask register.			

## 3.2.1.6 FramesAbortXSColls

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xFC
Default Value	0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	FramesAbortXS- Colls	Frames Aborted Due to Excess Collisions counts the number of frames which are not transmitted successfully due to excessive collisions. FramesAbortXSColls will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.11. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesAbortXSColls reaches a value of 0xC000. FramesAbortXSColls is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesAbortXSColls bit within the StatisticsMask register.	R/W		



## 3.2.1.7 FramesCheckSeqErrors

Memory Base Address . Address Offset Default Value	IoBaseAddress register value MemBaseAddress register value . 0xCC 0x0000
Access Rule Width	Word

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	FramesCheckSeq Errors	Frame Check Sequence Errors is a count of received frames that are an integral number of octets in length and do not pass the FCS check. This does not include frames received with frame-too-long, or frame-too-short (runt) errors. FramesCheck-SeqErrors will wrap around to zero after reaching 0xFFF. See IEEE 802.3 Clause 30.3.1.1.6. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesCheckSeqErrors reaches a value of 0xC000. FramesCheckSeqErrors is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesCheckSeqErrors bit within the StatisticsMask register.	R/W		

#### 3.2.1.8 FramesLostRxErrors

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	MemBaseAddress register value
Address Offset	. 0xCE
Default Value	0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	FramesLostRx- Errors	Frames Lost Due to Receive Errors is a count of the number of frames that should have been received (the destination address matched the filter criteria) but experienced a receive FIFO overrun error (the receive FIFO does not have enough free space to store the received data). FramesLostRxErrors only includes overruns that become apparent to the host system, and does not include frames that are completely ignored due to a completely full receive FIFO at the beginning of frame reception. FramesLostRxErrors will wrap around to zero	R/W		



## IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.15.			
		An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesLostRxErrors reaches a value of 0xC000. FramesLostRxErrors is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesLostRxErrors bit within the StatisticsMask register.			

## 3.2.1.9 FramesRcvdOk

Class	Ethernet MIB Statistics
I/O Base Address	loBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xB4
Default Value	. 0x0000000
Access Rule	Double Word
Width	. 32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	FramesRcvdOk	Frames Received OK is the count of the number of frames that are successfully received. FramesRcvdOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). FramesRcvdOk will wrap around to zero after reaching 0xFFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.5. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesRcvdOk reaches a value of 0xC0000000. FramesRcvdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesRcvdOk bit within the StatisticsMask register.	R/W		



# 3.2.1.10 FramesWDeferredXmt

Class Ethernet MIB Statistics I/O Base Address IoBaseAddress register value Memory Base Address . MemBaseAddress register value Address Offset 0xE4 Default Value 0x0000000 Access Rule Double Word
Access Rule Double Word Width 32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	FramesWDeferred Xmt	Frames with Deferred Transmit is a count of the number of frames that must delay their first attempt of transmission because the medium was busy. Frames involved in any collisions are not counted by FramesWDeferredXmt. FramesWDeferredXmt wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.9. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesWDeferredXmt reaches a value of 0xC0000000. FramesWDeferredXmt is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesWDeferredXmt bit within the StatisticsMask register.	R/W		

#### 3.2.1.11 FramesWEXDeferal

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xFE
Default Value	0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	FramesWEXDe- feral	Frames with Excessive Deferals counts the number of frames that deferred for an excessive period of time (exceeding the defer limit). FramesWEXDeferal is only incremented once per LLC frame. FramesWEXDeferal will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.20. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesWEXDeferal reaches a value of 0xC000. FramesWEXDeferal is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesWEXDeferal bit within the StatisticsMask register.			



# 3.2.1.12 FramesXmtdOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	MemBaseAddress register value
Address Offset	. 0xDC
Default Value	. 0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	FramesXmtdOk	Frames Transmitted OK is a count of the number of frames that are successfully transmitted. FramesXmtdOk will wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.2. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FramesXmtdOk reaches a value of 0xC0000000. FramesXmtdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FramesXmtdOk bit within the StatisticsMask register.	R/W		

# 3.2.1.13 FrameTooLongErrors

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	MemBaseAddress register value
Address Offset	. 0xC8
Default Value	. 0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	FrameTooLong- Errors	Frame Too Long Errors is a count of frames received whose length exceed the value in the MaxFrameSize register. FrameTooLongErrors will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.25. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when FrameTooLongErrors reaches a value of 0xC000. FrameTooLongErrors is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the FrameTooLongErrors bit within the StatisticsMask register.			



# 3.2.1.14 InRangeLengthErrors

Width 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	InRangeLength Errors	In Range Length Errors is a count of the number of frames with the Length/Type field value between the minimum unpadded MAC client data size and the maximum allowed MAC client data size, inclusive, that does not match the number of MAC client data octets received. InRangeLengthErrors also increments for frames whose Length/Type field value is less than the minimum allowed unpadded MAC client data size, and the number of MAC client data octets received is greater than the minimum unpadded MAC client data size. InRangeLengthErrors will wrap around to zero after reaching 0xFFFF. See IEEE 802.3 Clause 30.3.1.1.23. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when InRangeLengthErrors is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the InRangeLengthErrors bit within the StatisticsMask register.	R/W		

#### 3.2.1.15 LateCollisions

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xE8
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	LateCollisions	Late Collisions is a count of the number of times that a collision has been detected later than 1 slot time into the transmitted frame. LateCollisions will wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.10. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when	R/W		



Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		LateCollisions reaches a value of 0xC0000000. LateCollisions is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the LateCollisions bit within the StatisticsMask register.			

# 3.2.1.16 MacControlFramesRcvd

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xC6
Default Value	. 0x0000
Access Rule	Word
Width	. 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	MacControl- FramesRcvd	MAC Control Frames Received is a count of the number of MAC control PAUSE frames, and only PAUSE frames, received successfully. MacControlFramesRcvd will wrap around to zero after reaching 0xFFFF. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when MacControlFramesRcvd reaches a value of 0xC000. MacControlFramesRcvd is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the MacControlFramesRcvd bit within the StatisticsMask register.	R/W		



# 3.2.1.17 MacControlFramesXmtd

	IoBaseAddress register value MemBaseAddress register value 0xFA 0x0000
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	MacControl- FramesXmtd	MAC Control Frames Transmitted is the count of MAC control frames transmitted by the IP1000A LF. Note, acControl-FramesXmtd does not include MAC control frames transferred to the IP1000A LF by the host system via the transmit DMA process. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when MacControlFramesXmtd reaches a value of 0xC000. MacControlFramesXmtd is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the MacControlFramesXmtd bit within the StatisticsMask register.	R/W		

#### 3.2.1.18 McstFramesRcvdOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xB8
Default Value	. 0x0000000
Access Rule	. Double Word
Width	. 32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	McstFramesRcvd Ok	Broadcast Frames Received OK is the count of the number of frames that are successfully received to a group destination address other than the broadcast address (0xFFFFFFFFFFF). McstFramesRcvdOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). McstFramesRcvdOk will wrap around to zero after reaching 0xFFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.21. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when McstFramesRcvdOk reaches a value of 0xC0000000. McstFramesRcvdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the	R/W		



Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		MACCtrl register, and a logic 0 to the McstFramesRcvdOk bit within the StatisticsMask register.			

## 3.2.1.19 McstFramesXmtdOk

Class	Ethernet MIB Statistics
I/O Base Address	loBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	0xE0
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

	Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
3	310	McstFramesXmtd Ok	Multicast Frames Transmitted OK is a count of the number of frames that are successfully transmitted to a group destination address other than the broadcast address (0xFFFFFFFFFFFF). McstFramesXmtdOk will wrap around to zero after reaching 0xFFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.18. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when McstFramesXmtdOk reaches a value of 0xC0000000. McstFramesXmtdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the McstFramesXmtdOk bit within the StatisticsMask register.	R/W		



# 3.2.1.20 McstOctetRcvdOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xAC
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	McstOctetRcvdOk	Multicast Octets Received OK is the count of the number of data and padding octets in frames, to a group destination address other than the broadcast address (0xFFFFFFFFFF), that are successfully received. McstOctetRcvdOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). McstOctetRcvdOk will wrap around to zero after reaching 0xFFFFFFF. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when McstOctetRcvdOk reaches a value of 0xC0000000. McstOctetRcvdOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the McstOctetRcvdOk bit within the StatisticsMask register.	R/W		

#### 3.2.1.21 McstOctetXmtOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xD4
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	McstOctetXmtOk	Multicast Octets Transmitted OK is a count of data and padding octets of frames successfully transmitted to a group destination address other than the broadcast address (0xFFFFFFFFFFFF). McstOctetXmtOk will wrap around to zero after			

# IP1000A LF Preliminary Data Sheet



Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		reaching 0xFFFFFFF. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when McstOctetXmtOk reaches a value of 0xC0000000. McstOctetXmtOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the McstOctetXmtOk bit within the StatisticsMask register.			

### 3.2.1.22 MultiColFrames

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xEC
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	MultiColFrames	Multiple Collision Frames is a count of the number of frames that are involved in more than one collision and are subsequently transmitted successfully. MultiColFrames will wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.4. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when MultiColFrames reaches a value of 0xC0000000. MultiColFrames is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the MultiColFrames bit within the StatisticsMask register.	R/W		



# 3.2.1.23 OctetRcvOk

Class	Ethernet MIB Statistics
	IoBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xA8
Default Value	. 0x0000000
Access Rule	. Double Word
Width	. 32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	OctetRcvOk	Octets Received OK is the count of the number of data and padding octets in frames that are successfully received. OctetRcvOk does not include frames received with frames too long, FCS, length or alignment errors, or frames lost due to internal MAC sublayer error (i.e. overrun). OctetRcvOk will wrap around to zero after reaching 0xFFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.14. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when OctetRcvOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the OctetRcvOk bit within the StatisticsMask register.	R/W		

#### 3.2.1.24 OctetXmtOk

Class	Ethernet MIB Statistics
I/O Base Address	IoBaseAddress register value
Memory Base Address .	MemBaseAddress register value
Address Offset	. 0xD0
Default Value	. 0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	OctetXmtOk	Octets Transmitted OK is a count of data and padding octets of frames successfully transmitted. OctetXmtOk will wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.8. All IP1000A LF byte and octet count based statistic registers include the VLAN tag (4 octets) regardless of whether or not the IP1000A LF is	R/W		




# IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		adding (on frame transmission) or removing (on frame reception) the VLAN tag automatically. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when OctetXmtOk reaches a value of 0xC0000000. OctetXmtOk is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the OctetXmtOk bit within the StatisticsMask register.			

# 3.2.1.25 SingleColFrames

Class	Ethernet MIB Statistics
I/O Base Address	loBaseAddress register value
Memory Base Address	. MemBaseAddress register value
Address Offset	. 0xF0
Default Value	. 0x0000000
Access Rule	Double Word
Width	32 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
310	SingleColFrames	Single Collision Frames is a count of the number of frames that are involved in a single collision, and are subsequently transmitted successfully. SingleColFrames will wrap around to zero after reaching 0xFFFFFFF. See IEEE 802.3 Clause 30.3.1.1.3. An UpdateStats interrupt (UpdateStats bit within the IntStatus register) will occur when SingleColFrames reaches a value of 0xC0000000. SingleColFrames is enabled by writing a logic 1 to the StatisticsEnable bit in the MACCtrl register, and a logic 0 to the SingleColFrames bit within the StatisticsMask register.	R/W		





## 3.2.2 PCI Configuration Space Registers

#### 3.2.2.1 CapId0

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	CapId	Capabilities ID. CapId indicates the type of the capability data structure for the IP1000A LF. CapId is set to the value 0x01 to indicate a PCI Power Management structure.			

#### 3.2.2.2 CapId1

	PCI Configuration Registers, Power Management
I/O Base Address	PCI device configuration header start
Address Offset	. 0x60
Default Value	. 0x07
Access Rule	Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	CapId	Capabilities ID. CapId indicates the type of the capability data structure for the IP1000A LF.	R		

#### 3.2.2.3 CapPtr

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x34
Default Value	. 0x50
Access Rule	. Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	CapPtr	Capabilities Pointer. CapPtr indicates the beginning of a chain of registers which describe enhanced functions. CapPtr register returns 0x50, which is the address of the first in a series of power management registers.			



#### 3.2.2.4 ClassCode

	. PCI Configuration Registers . PCI device configuration header start
Default Value	. 0x020000
Access Rule Width	

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
230	ClassCode	Class Code. ClassCode identifies the general function of the PCI device. A value of 0x020000 indicates an Ethernet network controller.			

#### 3.2.2.5 ConfigCommand

Access Rule..... Word

Width ..... 16 bits

ConfigCommand provides control over the IP1000A LF's ability to generate and respond to PCI cycles. When ConfigCommand is a logic 0, the IP1000A LF is logically disconnected from the PCI bus, except for configuration cycles.

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
0	loSpace	I/O Space. When IoSpace is a logic the IP1000A LF can respond to I/ O space accesses (if the IP1000A LF is in the D0 power state).	R/W		
1	MemorySpace	Memory Space. When MemorySpace, and the AddressDecodeEnable bit in the ExpRomBaseAddress register are both a logic 1, and if the IP1000A LF is in the D0 power state, the IP1000A LF is able to decode accesses to an Expansion ROM (if present).	R/W		
2	BusMaster	Bus Master. When BusMaster is a logic 1 the IP1000A LF is able to initiate bus master cycles (if the adapter is in the D0 power state).			
3	SpecialCycles	Special Cycles. When SpecialCycles is a logic 0, the IP1000A LF ignores all Special Cycle operations. When SpecialCycles is a logic 1, the IP1000A LF can monitor Special Cycle operations.	R		
4	MWIEnable	Memory Write and Invalidate Enable. When MWIEnable is a logic 1 the IP1000A LF is permitted to use the MWI command.	R/W		



# **IP1000A LF**

Preliminary	Data	Sheet
-------------	------	-------

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
5	VGAPaletteSnoop	VGA Palette Snoop. VGAPaletteSnoop controls how VGA compatible graphics devices handle accesses to VGA palette registers. When VGAPaletteSnoop is a logic 1, palette snooping is enabled (i.e., the device does not respond to palette reg-ister writes and snoops the data). When VGAPaletteSnoop is a logic 0, the device should treat palette write accesses like all other accesses.	R		
6	ParityErrorResponse	Parity Error Response. When ParityErrorResponse is a logic 1 the IP1000A LF responds to parity errors as defined within the PCI specification. When ParityErrorResponse is a logic 0, the IP1000A LF ignores parity errors.	R/W		
7	SteppingControl	Stepping Control. SteppingControl determines whether or not a device does address/data stepping. Devices that never do stepping must hardwire SteppingControl to a logic 0. Devices that always do stepping must hardwire SteppingControl to a logic 1.	R		
8	SERREnable	System Error Enable. When SERREnable is a logic 1, the SERRN signal is allowed to transition as appropriate. When SERREnable is a logic 0, the SERRN signal is a continuous logic 0.	R/W		
9	FastBack-to-Back Enable	Fast Back-to-Back Enable. FastBack-to-BackEnable controls whether or not a master can do fast back-to-back transactions to different devices. Initialization software will set FastBack-to-Back- Enable if all targets are fast back-to-back capable. If Fast-Back-to-BackEnable is a logic 1, the master is allowed to generate fast back-to-back transactions to different agents. If FastBack-to-BackEnable is a logic 0, fast back-to-back transactions are only allowed to the same agent.	R		
10	InterruptDisable	Interrupt Disable. InterruptDisable disables the IP1000A LF from asserting INTAN. If InterruptDisable is a logic 0, the IP1000A LF may assert the INTAN signal. If InterruptDisable is a logic 1, the IP1000A LF may not assert the INTAN signal.	R/W		
1511	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		



# 3.2.2.6 ConfigStatus

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x06
Default Value	0x0230
Access Rule	Word
Width	16 bits

ConfigStatus is used to record status information for PCI bus events. Read/write bits within ConfigStatus can only be set to a logic 0, not to a logic 1. Bits are set to a logic 0 by writing a logic 1 to the appropriate bit.

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
20	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
3	IntStatus	Interrupt Status. IntStatus reflects the state of the interrupt of the IP1000A LF. Only when the Interrupt Disable bit in the command register is a logic 0 and IntStatus is a logic 1, will the IP1000A LF's INTAN signal be asserted. Setting the Interrupt Disable bit to a 1 has no effect on the state of IntStatus.	R		
4	CapabilitiesList	Capabilities List. CapabilitiesList is a logic 1 to indicate a set of extended capabilities registers exists for the IP1000A LF. The CapPtr register indicates the first address location of the extended capabilities register set.	R		
5	66MHzCapable	66MHz Capable. When 66MHzCapable is a logic 1 operation of the IP1000A LF PCI bus interface at 66MHz is supported.	R		
6	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
7	FastBackToBack	Fast Back to Back. When FastBackToBack is a logic 1 the IP1000A LF when operating as a Target, supports fast back-to-back transactions as defined by the criteria in the section 3.4.2 of the PCI specification.	R		
8	MasterDataParity Error	Master Data Parity Error. When MasterDataParityError is a logic 1, the IP1000A LF when operating as a Master, has detected the PERRN signal asserted, and the ParityErrorResponse bit in the ConfigCommand register as a logic 1. Note: If the IP1000A LF is initialized to PCI-X mode, MasterDataPari-tyError is set in either the initiator or target under the following conditions: The initiator (requester) of a read transaction that is completed immediately calculates a data parity error. The initiator (requester) of a read transaction that is terminated with Split Response calculates a data parity error in the Split Response. The initiator (requester) of a write that is comleted immediately observes <b>PERRN</b> asserted three clocks after one or more of its data phases. The initiator (requester) of a write that is	R		



# IP1000A LF

Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
		terminated with Split Response observes <b>PERRN</b> asserted three clocks after the data phase. The target (requester) of a Split Completion calculates a data parity error in either read data or a Split Completion Message. The target (requester) receives a Split Completion Message that indicates a data parity error occurred on one of this device's non-posted write transactions.			
109	DevselTiming	Device Select Timing. DevselTiming is used to encode the slowest time with which the IP1000A LF asserts the DEVSELN signal. A value of 0x1 for DevselTiming indicates support for "medium" speed DEVSELN assertion.	R		
11	SignaledTarget- Abort	Signaled Target Abort. The IP1000A LF sets SignaledTargetAbort to a logic 1 when the IP1000A LF terminates a bus transaction with target-abort.	R		
12	ReceivedTarget- Abort	Received Target Abort. The IP1000A LF sets ReceivedTargetAbort to a logic 1 when, operating as a bus master, an IP1000A LF bus transaction is terminated with target-abort.	R		
13	ReceivedMaster- Abort	Received Master Abort. The IP1000A LF sets ReceivedMasterAbort to a logic 1 when, operating as a bus master, an IP1000A LF bus transaction is terminated with master-abort.	R		
14	SignaledSystem- Error	Signaled System Error. When SignaledSystemError is a logic 1, the IP1000A LF asserts the SERRN signal.	R		
15	DetectedParity- Error	Detected Parity Error. When DetectedParityError is a logic 1 the IP1000A LF has detected a parity error, regardless of whether parity error handling is enabled.	R		



#### 3.2.2.7 Data

Class	PCI Configuration Registers
	. PCI device configuration header start
Address Offset	. 0x57
Default Value	. 0x0000
Access Rule	. Byte
Width	. 8 bits

Bit	BIT Name		BIT Description	Туре	HW Reset	SW Reset
70	Data	of the IP1000A properly interpre be scaled by Data_Scale field The value of Da	wer consumption and dissipation LF at worst case conditions. To t the value read from Data, it must the factor indicated in the d of the PowerMgmtCtrl register. ata depends on the value of the d of the PowerMgmtCtrl register	R		
		Data_Select	Data			
		0x0	40*Data_Scale Watts D0 Power Consumption			
		0x1	40*Data_Scale Watts D1 Power Consumption			
		0x2	40*Data_Scale Watts D2 Power Consumption			
		0x3	40*Data_Scale Watts D3 Power Consumption			
		0x4	40*Data_Scale Watts D4 Power Consumption			
		0x5	40*Data_Scale Watts D5 Power Consumption			
		0x6	40*Data_Scale Watts D6 Power Consumption			
		0x7	40*Data_Scale Watts D7 Power Consumption			
		0x8 through 0xF	0x00 Reserved.			

## 3.2.2.8 DeviceId

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	DeviceId	Device ID. Deviceld contains the 16-bit device identifier for the IP1000A LF. The Deviceld may also be modified using the ForcedConfig[10] bits in the AsicCtrl register.			



# 3.2.2.9 ExpRomBaseAddress

Class	PCI Configuration Registers, Configuration
I/O Base Address	PCI device configuration header start
Address Offset	. 0x30
Default Value	. 0x0000000
Access Rule	Double Word
Width	0x32

ExpRomBaseAddress defines the base address for an Expansion ROM which may be interfaced to the IP1000A LF.

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
0	AddressDecode- Enable	Address Decode Enable. When AddressDecodeEnable is a logic 0 accesses to an Expansion ROM are disabled. When AddressDecodeEnable is a logic 1 and the MemorySpace bit in the ConfigCommand register is also a logic 1, accesses to an Expansion ROM are enabled.	R/W		
141	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
3115	RomBaseAddress	ROM Base Address. RomBaseAddress contains the expansion ROM base address, or the upper 16 bits (or 15 bits, depending on the state of the ExpRomSize bit in the AsicCtrl register) of the Expansion ROM address range. If the ExpRomSize bit in the AsicCtrl register is a logic 0, all 16 bits of RomBaseAddress are valid. If the ExpRomSize bit in the AsicCtrl register is a logic 1, bits 31 through 16 of RomBaseAddress are valid, with bit 15 ignored (set to a logic 0) during write operations.	R/W		

#### 3.2.2.10 HeaderType

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x0E
Default Value	. 0x00
Access Rule	. Byte
Width	. 8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	HeaderType	Header Type. HeaderType is set to 0x00 identifying the IP1000A LF as a single-function PCI device and specifying the configuration register layout.			



#### 3.2.2.11 InterruptLine

Class	PCI Configuration Registers
I/O Base Address	. PCI device configuration header start
Address Offset	. 0x3C
Default Value	. 0x00
Access Rule	. Byte
Width	. 8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	InterruptLine	Interrupt Line. InterruptLine specifies the interrupt level used by the IP1000A LF. By setting InterruptLine the host system may configure the appropriate interrupt vector for its Interrupt Service Routine. For 80x86 processor based host systems, InterruptLine corresponds to the IRQ number (0x00 through 0x0F), with the value 0xFF corresponding to disabled interrupts.	R/W		

#### 3.2.2.12 InterruptPin

Class	PCI Configuration Registers
I/O Base Address	. PCI device configuration header start
Address Offset	. 0x3D
Default Value	. 0x01
Access Rule	. Byte
Width	. 8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	InterruptPin	Interrupt Pin. InterruptPin indicates which PCI interrupt signal the IP1000A LF will utilize. The IP1000A LF always utilizes the INTAN interrupt signal, corresponding to an InterruptPin value of 0x01.			

#### 3.2.2.13 IoBaseAddress

Class..... PCI Configuration Registers

- I/O Base Address ...... PCI device configuration header start
- Address Offset ..... 0x10
- Default Value ..... 0x00000000

Access Rule..... Double Word

Width ..... 32 bits

The host uses IoBaseAddress to define the I/O base address for the IP1000A LF. PCI system requires that I/O base addresses be set as if the host system used 32-bit I/O addressing. The upper 24 bits of IoBaseAddress are accessible, indicating that the IP1000A LF requires 256 bytes in the host system I/O address space.

When AsicCtrlRegister ForcedConfig[0] is 1, the IP1000A LF is in ForcedConfig Mode. In this mode, the IO Base Address is loaded from EEPROM at offset 04'h(Upper Bytes), 05'h.



# IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
0	loBaseAddrInd	I/O Base Address Indicator. When IoBaseAddrInd is a logic 1, IoBaseAddress contains the valid I/O base address for the IP1000A LF.	R/W		
71	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
318	IoBaseAddress	I/O Base Address. IoBaseAddress contains the 24 bit I/O base address value. With 24 bits, the IP1000A LF uses 256 bytes of I/O address space.	R/W		

# 3.2.2.14 LatencyTimer

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
20	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
73	LatencyTimer	Latency Timer. LatencyTimer indicates, in increments of 8 bus clocks, the length of time which the IP1000A LF may hold the PCI bus in the presence of other bus requestors. Whenever the IP1000A LF asserts the FRAMEN signal, the latency timer is started. When the latency timer count expires, the IP1000A LF must relinquish the bus as soon as its GNTN signal has been de-asserted.	R/W		

#### 3.2.2.15 MaxLat

Class	PCI Configuration Registers, Configuration
I/O Base Address	. PCI device configuration header start
Address Offset	. 0x3F
Default Value	. 0x0A
Access Rule	. Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	MaxLat	Maximum Latency. MaxLat specifies, in 250 ns increments, how often the IP1000A LF requires bus access while operating as a bus master. Bits 5 through 1 of the MaxLat value are loaded from the ConfigParm field within an EEPROM during auto initialization of the IP1000A LF.			



# 3.2.2.16 MemBaseAddress

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x14
Default Value	0x0000000
Access Rule	Double Word
Width	32 bits
MemBaseAddress can	be disabled via loading of the ConfigPa
	IP1000A LF. When AsicCtrlRegister Force

MemBaseAddress can be disabled via loading of the ConfigParm field from an EEPROM during auto-iniTialization of the IP1000A LF. When AsicCtrlRegister ForcedConfig[0] is 1, the IP1000A LF is in ForcedConfig Mode. In this mode, the MemBase Address is loaded from EEPROM at offset 04'h(Upper Bytes), 05'h, the same as IO BaseAddress.

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
0	MemBaseAddrInd	Memory Base Address Indicator. When MemBaseAddrInd is a logic 1, MemBaseAddress contains the valid memory base address.	R/W		
21	МетМарТуре	Memory Map Type. MemMapType defines how the host system maps the IP1000A LF's registers within the host system memory space. Bit 2 of MemMapType is always a logic 0, while bit 1 is loaded from the Lower1Meg bit of the ConfigParm field within an EEPROM during auto initialization of the IP1000A LF.			
		BIT 2BIT 1REGISTER MAPPING00Anywhere within a 32 bit address space01Lower 1 megabyte of 32 bit address space1xUndefined			
73	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
318	MemBaseAddress	Memory Base Address. MemBaseAddress contains the 24 bit memory base address value. With 24 bits, the IP1000A LF uses 256 bytes of I/O space.	R/W		

#### 3.2.2.17 MinGnt

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x3E
Default Value	0x50
Access Rule	Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	MinGnt	Minimum Grant Time. MinGnt specifies, in 250 ns increments, how long a burst period the IP1000A LF requires when operating as a bus master. Bits 7 through 4 of the MinGnt value are loaded from the ConfigParm field within an EEPROM during auto initialization of the IP1000A LF.			





# 3.2.2.18 NextItemPtr0

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x51
Default Value	. 0x60
Access Rule	. Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	NextItemPtr	Next Item Pointer. NextItemPtr indicates the next capability data structure in the capabilities list. When NextItemPtr is set to the value 0x00, there are no further data structures.	R		

#### 3.2.2.19 NextItemPtr1

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x61
Default Value	. 0x00
Access Rule	Byte
Width	8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	NextItemPtr	Next Item Pointer. NextItemPtr indicates the next capability data structure in the capabilities list. When NextItemPtr is set to the value 0x00, there are no further data structures.			

# 3.2.2.20 PowerMgmtCap

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x52
Default Value	. 0x7602
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
20	Version	Version. Version is set to 0x2, indicating PCI Bus Power Management Specification Revision 1.1.	R		
83	Reserved	Reserved for future use. Write as zero, ignore on read.	N/A		
9	D1Support	D1 Power State Support. When D1Support is a logic 1, the IP1000A LF supports the D1 power state (see section 2.2.5.1). D1Support is loaded from the ConfigParm field of an EEPROM during auto initialization of the IP1000A LF.			



# IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
10	D2Support	D2 Power State Support. When D2Support is a logic 1, the IP1000A LF supports the D2 power state (see section 2.2.5.1). D2Support is loaded from the ConfigParm field of an EEPROM during auto initialization of the IP1000A LF.	R		
1511	PmeSupport	Power Management Event Support. PmeSupport indicates the power states from which the IP1000A LF is able to generate a power management event by asserting the PMEN signal. Each bit corresponds to a power state. A logic 1 in a particular bit position indicates that evens can be generated from the indicated power state. PmeSupport bits 14 and 11 are always set to a logic 1 while bits 12, 13, and 15 are loaded from the ConfigParm field of an EEPROM during auto initialization of the IP1000A LF.	R		

# 3.2.2.21 PowerMgmtCtrl

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x54
Default Value	. 0x4000
Access Rule	Word
Width	16 bits

Bit	BIT Name		Bľ	Γ Description	Туре	HW Reset	SW Reset
10	PowerState	power sta to a value respond t	Power State. PowerState indicates the current power state of the IP1000A LF. If PowerState is set to a value other than 0x0, the IP1000A LF will not espond to PCI I/O or memory cycles, nor will the P1000A LF be able to generate PCI bus master cycles.				
		BIT 1	BIT 0	POWER STATE			
		0	0	D0			
		0	1	D1			
		1	0	D2			
		1	1	D3			
72	Reserved	Reserved	for future u	se. Write as zero, ignore on read.	N/A		
8	PmeEn	is a logic wake eve generatin WakeEve ConfigPa	1, the IP nts on the g wake nt registe rm field o	t Event Enable. When PmeEn 1000A LF is allowed to report PMEN signal. The criteria for events is defined by the r. PmeEn is loaded from the of an EEPROM during auto P1000A LF.			



# IP1000A LF Preliminary Data Sheet

Bit	BIT Name	BIT Des	scription	Туре	HW Reset	SW Reset
129	Data_Select	Data Select is used to s reported through the Data_Scale field.	select which data is to be e Data register and	R/W		
1413	Data_Scale	used when interpreting	es the scaling factor to be the value of the Data on of the scale values is	R		
		DATA_SCALE	SCALE FACTOR			
		0x0	Unknown			
		0x1	0.1			
		0x2	0.01			
		0x3	0.001			
15	PmeStatus	PmeStatus is a logic 1 a PmeStatus may be a l value of PmeEn. Writing	Event Status. When wake event has occurred. ogic 1 regardless of the g a logic 1 to PmeStatus ogic 0. Writing a logic 0 to	R/W		

#### 3.2.2.22 RevisionId

	. PCI Configuration Registers . PCI device configuration header start
Address Offset	0x08
Default Value	. Depends on revision of actual device. See description below.
Access Rule	. Byte
Width	. 8 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
70	RevisionId	Revision ID= 41. RevisionId contains a revision code for the IP1000A LF.	R		

# 3.2.2.23 SubsystemId

Class	PCI Configuration Registers
	PCI device configuration header start
Address Offset	. 0x2E
Default Value	0x0000
Access Rule	Byte
Width	16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	SubsystemId	Subsystem ID. SubsystemId contains the value loaded from the ConfigParm field within an EEPROM during auto initialization of the IP1000A LF.			



# SubsystemVendorId

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x2C
Default Value	. 0x0000
Access Rule	Word
Width	. 16 bits

Bit	BIT Name	BIT Description	Туре	HW Reset	SW Reset
150	SubsystemVendorld	Subsystem Vendor ID. SubsystemVendorld contains the value loaded from the ConfigParm field within an EEPROM during auto initialization of the IP1000A LF.			

#### 3.2.2.24 Vendorld

Class	PCI Configuration Registers
I/O Base Address	PCI device configuration header start
Address Offset	. 0x00
Default Value	0x13F0
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description		HW Reset	SW Reset
150	Vendorld	Vendor ID. Vendorld contains the unique 16-bit manufacturer's ID as indicated by the PCI Special Interest Group. The manufacturer ID is 0x13F0.			



## 3.2.3 EEPROM Fields

Table 3-4 summarizes the layout of the data stored in an EEPROM connected to the IP1000A LF. Most defined EEPROM fields are read from the EEPROM and loaded into unique register bit positions within the IP1000A LF during auto initialization.

In Table 3-4, all locations marked "Unused" and all locations not shown are not utilized by the IP1000A LF.

16 BIT WORD	ADDR OFFSET
StationAddress	12
StationAddress	11
StationAddress	10
Unused	F
Unused	E
Unused	D
Unused	С
Unused	В
Unused	A
Unused	9
Unused	8
Unused	7
LEDMode	6
PCI Register I/O, Mem Base[31:16]	5
PCI Register I/O, I/O, Mem Base[15:8]	4
SubsystemId	3
SubsystemVendorld	2
AsicCtrl	1
ConfigParm	0

#### Table 3-4 : IP1000A LF EEPROM Field Layout

#### 3.2.3.1 ConfigParm

Class	EEPROM Fields
I/O Base Address	0x00, accessed via the EepromCtrl register
Address Offset	. 0x00
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description
0	FastBackToBack	Fast Back to Back. FastBackToBack corresponds to the FastBackTo-Back bit of the ConfigStatus register.
1	Lower1Meg	Lower 1 Megabyte. Lower1Meg corresponds to bit 1 of the MemMap-Type field in the MemBaseAddress register.



Bit	BIT Name	BIT Description
2	DisableMemBase	Disable Memory Base Address Register. DisableMemBase does not correspond directly to any register accessible by the host system. If DisableMemBase is a logic 1 during auto initialization of the IP1000A LF, the MemBaseAddress register will be disabled. When disabled, the value returned when the MemBaseAddress register is read is undefined.
3	D3ColdPme	D3 Cold Power Management Event. D3ColdPme corresponds to bit 15 of the PmeSupport field within the PowerMgmtCap register.
4	D1Support	D1 Power State Support. D1Support corresponds to the D1Support bit of the PowerMgmtCap register, and bit 12 of the PmeSupport field within the PowerMgmtCap register.
5	D2Support	D2 Power State Support. D2Support corresponds to the D2Support bit of the PowerMgmtCap register, and bit 13 of the PmeSupport field within the PowerMgmtCap register.
6	PmeEn	Power Management Event Enable. PmeEn corresponds to the PmeEn bit in the PowerMgmtCtrl register.
107	MinGnt	Minimum Grant. MinGnt corresponds to bits 7 through 4 of the MinGnt register.
1511	MaxLat	Maximum Latency. MaxLat corresponds to bits 5 through 1 of the Max-Lat register.

# 3.2.3.2 AsicCtrl

Class	. EEPROM Fields
I/O Base Address	. 0x00, accessed via the EepromCtrl register
Address Offset	0x01
Access Rule	. Word
Width	. 16 bits
ASIC Control supplies	the value for several bits of the AsicCtrl register and the WakeEvent register.

Bit	BIT Name	BIT Description
0	Exp-ROMDisable	0: Enable Exp-ROM. (Default) 1: Disable Exp-ROM.
1	Reserved	Reserved for future use.
2	Reserved	Reserved for future use. Write as zero, ignore on read.
3	Reserved	Reserved for future use. Write as zero, ignore on read.
4	PhySpeed10	Physical Layer Device Speed 10. PhySpeed10 corresponds to the PhySpeed10 bit in the AsicCtrl register.
5	PhySpeed100	Physical Layer Device Speed 100. PhySpeed100 corresponds to the PhySpeed100 bit in the AsicCtrl register.
6	PhySpeed1000	Physical Layer Device Speed 1000. PhySpeed1000 corresponds to the PhySpeed1000 bit AsicCtrl register.
7	Reserved	Reserved for future use.
8	ForcedConfigMode	0: Enable EEPROM (Default) 1: Disable EEPROM
149	Reserved	Reserved for future use. Write as zero, ignore on read.
15	WakeOnLan- Polarity	Wake-On-LAN Polarity. WakeOnLanPolarity corresponds to the WakeOnLanEnable bit in the WakeEvent register.



#### 3.2.3.3 SubsystemVendorld

Bit	BIT Name				BIT Description			
150	SubsystemVendorld	Subsystem	Vendor	ID.	SubsystemVendorld	corresponds	to	the
		SubsystemV	SubsystemVendorld register.					

#### 3.2.3.4 SubsystemId

Class..... EEPROM Fields I/O Base Address ....... 0x00, accessed via the EepromCtrl register Address Offset ...... 0x03 Access Rule...... Word Width ...... 16 bits

Bit	BIT Name	BIT Description
150	SubsystemId	Subsystem ID. SubsystemId corresponds to the SubsystemId register.

#### 3.2.3.5 PCI IO/Mem Base Address [15:8]

Class	EEPROM Fields
I/O Base Address	0x00, accessed via the EepromCtrl register
Address Offset	. 0x04
Access Rule	Word
Width	16 bits

Bit	BIT Name	BIT Description
0	APS	Default setting as 1
71	Reserved	Reserved for future use.
158	PCI IO/Mem Base Address[15:8]	At ForcedConfig Mode, PCI IO/Mem Base Address[15:8] are setted from the field.

#### 3.2.3.6 PCI IO/Mem Base Address [31:16]


Class..... EEPROM Fields I/O Base Address ....... 0x00, accessed via the EepromCtrl register Address Offset ...... 0x05 Access Rule...... Word Width ...... 16 bits

Bit	BIT Name	BIT Description
150		At ForcedConfig Mode, PCI IO/Mem Base Address[31:16] are setted from
	Address[31:16]	the field.



# 3.2.3.7 LEDMode

Bit	BIT Name			BIT Description		
1:0	LED Mode	BIT 1	BIT 0	LED MODE		
		0	0	LED MODE 0		
		0	1	LED MODE 1 (default)		
		1	0	LED MODE 2		
		1	1	LED MODE 3		
				d to control the LED signal pin (LEDLNK10N, LNK1000N, LEDDPLXN, LEDPWRN) functionality.		
		P	in	LEDMode=1(default)		
		LED10N		Light_on= 10 link up Light_off= 10 link down		
		LED100N		Light_on = 100 link up Light_off = 100 link down		
		LED1000	N	Light_on = 1000 link up Light_off = 1000 link down		
		LEDDPL>	(N	Light_on = Full duplex Light_off= Half duplex Blink = Collision		
		LEDRXN LEDTXN		Light_off= not receiving Light_on = receiving		
				Light_off= not transmitting Light_on = transmitting Blink(00) = activity		
		P	in	LEDMode=0		
		LED10N, LED100N		{LED100,LED10}= on,on = speed1000 on,off = speed100 off,on = speed10 off,off= link down		
		LED1000	N	Light_on = link up (any speed) Light_off=link down(any speed)		
		LEDDPL>	(N	Light_on = Full duplex Light_off= Half duplex		
		LEDRXN		Light_on= link up Light_off= link down Blink = receiving		
		LEDTXN		Light_on= link up Light_off= link down Blink = activity		
		P	in	LEDMode=2		
		LED10N		Light_off= 10 link up Blink slow = 100 link up Light_on= 1000 link up		
		LED100N		Light on = 100 link up		



-+	

Bit	BIT Name		BIT Description
			Light_off = 100 link down
			Blink = activity
		LED1000N	Light_on = 1000 link up
			Light_off = 1000 link down
			Blink = activity
		LEDDPLXN	Light_on = Full duplex
			Light_off= Half duplex
			Blink = Collision
		LEDRXN	Light_on= 10 link up
			Light_off= 10 link down
			Blink = activity
		LEDTXN	Light_on= link up
			Light_off= link down
			Blink = activity
		Pin	LEDMode=3
		LED10N,	In LEDMode3, IP1000A LF uses bi-color LED to
		LED100N	display speed information.
			{LED100,LED10}=
			off,on = speed1000
			on,off = speed100
			off,off = speed10
		LED1000N	Light_on = link up
			Light_off = link down
		LEDDPLXN	Light_on = Full duplex
		. == = > // .	Light_off= Half duplex
		LEDRXN	Light_on= link up
			Light_off= link down
			Blink = receiving
		LEDTXN	Light_on= link up
			Light_off= link down Blink = activity
2	LED Stat Mada	Beconved Default	
2	LED_Stat_Mode	Reserved. Defaults	
3	LED_Speed	The Bits decide LE	
		0: Light: 20ms, Dar 1: Light: 40ms, Dar	
4	Depenting	-	
4 5	DSPSetting	Default setting as 0	
5	DSPSetting	Default setting as 0	
-	DSPSetting	Default setting as 1	
157	Reserved	Reserved for future	use.

#### 3.2.3.8 StationAddress

Bit	BIT Name	BIT Description
470	StationAddress	Station Address. StationAddress corresponds to the StationAddress register.



# 4 Absolute Maximum Ratings

Storage Temperature......65°C to +150°C Ambient Temperature ......65°C to +70°C Supply Voltage......0.3V to +3.6V

Environmental stresses above those listed in Absolute Maximum Ratings may cause permanent damage resulting in device failure. Functionality at or above the limits listed below is not guaranteed. Exposure to the environmental stress at the levels listed below for extended periods may adversely affect device reliability.

# 5 Operating Ranges

Commercial Devices	
Temperature (T A )	0°C to +70°C
Supply Voltages (V CCH )	+3.3V ±10%
Supply Voltages (V CCL)	+1.8V ±5%
Input voltages	5V tolerant I/O

Operating ranges define the limits of guaranteed device functionality.

# 6 DC Characteristics

DC characteristics are defined over commercial operating ranges unless specified otherwise.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	VCC	1.73	1.8	1.89	V	
Supply Voltage	VCC_O	3.135	3.3	3.465	V	
Power Consumption			2.05		W	1000M full, VCC=1.8V, VCC_O=3.3V
Power Consumption			0.64		W	100M full, VCC=1.8V, VCC_O=3.3V
Power Consumption			0.63		W	10M full, VCC=1.8V, VCC_O=3.3V
Power Consumption			0.92		W	10M idle, VCC=1.8V, VCC_O=3.3V

#### **Operating Conditions**

Power Consumption (without LED power consumption)

Cable length 120m CAT5									
Link Partner IP1000A LF									
Link condition	Digital 1.8V	Analog 1.8V	CT 3.3V	Digital 3.3V	Analog 3.3V	Watt			
Actual voltage	1.8V	1.8V	3.3V	3.3V	3.3V				
1000Mb Master									
1000Mb D0 static	0.445A	0.197A	0.18A	0.02A	0.07A	2.05W			
1000Mb D0 dynamic	0.450A	0.197A	0.18A	0.03A	0.07A	2.06W			



1000Mb Slave		1000Mb Slave									
1000Mb D0 static	0.445A	0.197A	0.18A	0.02A	0.07A	2.05W					
1000Mb D0 dynamic	0.449A	0.197A	0.18A	0.03A	0.07A	2.06W					
100Mb											
100Mb D0 static	0.105A	0.048A	0.05A	0.03A	0.03A	0.64W					
100Mb D0 dynamic	0.108A	0.048A	0.05A	0.03A	0.03A	0.64W					
10Mb											
10Mb D0 static	0.037A	0.000A	0.10A	0.03A	0.04A	0.63W					
10Mb D0 dynamic	0.037A	0.000A	0.10A	0.03A	0.04A	0.63W					
No Link	No Link										
D0	0.100A	0.101A	0.10A	0.03A	0.04A	0.92W					

# Input Clock

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Frequency			25		MHz	
Frequency Tolerance		-50		+50	PPM	

## **I/O Electrical Characteristics**

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Voltage	VOL			0.4	V	IOH=4mA, VCC_O_x=3.3V
Output High Voltage	VOH	2.4			V	IOL=4mA, VCC_O_x=3.3V

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>CCH</sub>	3.3V power supply voltage		3.0		3.6	V
V <sub>CCL</sub>	1.8V power supply voltage		1.73		1.89	V
TTL I/O						
V <sub>IH</sub>	Input high voltage(PCI Input Buffer 5V signalling)				2	V
V <sub>IL</sub>	Input low voltage				0.8	V
I <sub>IN</sub>	Input High leakage current	V <sub>IN</sub> =2.7V			10	μA
I <sub>IN</sub>	Input Low leakage current	V <sub>IN</sub> =0.5V			-10	μA
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OH</sub>	TTL Output high voltage	I <sub>OH</sub> =-4mA	2.4			V
V <sub>OL</sub>	TTL Output low voltage	I <sub>OL</sub> =4mA			0.4	V
V <sub>OL</sub>	PCI Output low voltage	I <sub>OL</sub> =3mA			0.55	V
I <sub>OTS</sub>	Output tri-state leakage				±10	μA

TABLE 6-1 : DC Characteristics.



# 7 Switching Characteristics

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
66 MHz PCI In	terface					
T <sub>rc</sub>	RSTN cycle		300			ns
T <sub>rr</sub>	Rising Edge or RSTN to chip recovery		1			μS
T <sub>cc</sub>	PCICLK cycle			15		ns
T <sub>ch</sub>	PCICLK high		6			ns
T <sub>cl</sub>	PCICLK low		6			ns
T <sub>rv</sub>	PCICLK rise to bused signal valid		2		6	ns
T <sub>rvp</sub>	PCICLK rise to REQN, GNTN valid		2		6	ns
T <sub>rzo</sub>	PCICLK rise to signal on		2			ns
T <sub>roz</sub>	PCICLK rise to signal off				14	ns
T <sub>su</sub>	bused signal setup wrt PCICLK rise		3			ns
T <sub>sup1</sub>	GNTN setup wrt PCICLK rise		5			ns
T <sub>sup2</sub>	REQN setup wrt PCICLK rise		5			ns
T <sub>hd</sub>	signal hold wrt PCICLK rise		0			ns
T <sub>rstoff</sub>	RSTN low to output signal float				40	ns
33MHz PCI Int	erface					
T <sub>rc</sub>	RSTN cycle		300			ns
T <sub>rr</sub>	Rising edge or RSTN to chip recovery		1			μS
T <sub>cc</sub>	PCICLK cycle			30		ns
T <sub>ch</sub>	PCICLK high		11			ns
T <sub>cl</sub>	PCICLK Iwo		11			ns
T <sub>rv</sub>	PCICLK rise to bused signal valid		2		11	ns
T <sub>rvp</sub>	PCICLK rise to REQN, GNTN valid		2		12	ns
T <sub>rzo</sub>	PCICLK rise to signal on		2			ns
T <sub>roz</sub>	PCICLK rise to signal off				28	ns
T <sub>su</sub>	Bused signal setup wrt PCICLK rise		7			ns
T <sub>sup1</sub>	GNTN setup wrt PCICLK rise		10			ns
T <sub>sup2</sub>	REQN setup wrt PCICLK rise		12			ns
T <sub>hd</sub>	Signal hold wrt PCICLK rise		0			ns
T <sub>rstoff</sub>	RSTN low to output signal float				40	ns
Expansion Ro	pm		<u>.</u>			
f <sub>C</sub>	Clock Frequency for the following instructions: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, RDSR, WRSR		D.C.		25	MHz
f <sub>R</sub>	Clock Frequency for READ instructions		D.C.		20	MHz
t <sub>CH</sub> <sup>1</sup>	Clock High Time		18			ns



# IP1000A LF Preliminary Data Sheet


Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
t <sub>CL</sub> <sup>1</sup>	Clock Low Time		18			ns
	Clock Slew Rate <sup>2</sup> (peak to peak)		0.1			V/ns
t <sub>SLCH</sub>	$\overline{S}$ Active Setup Time (relative to C)		10			ns
t <sub>CHSL</sub>	$\overline{S}$ Not Active Hold Time (relative to C)		10			ns
t <sub>DVCH</sub>	Data In Setup Time		5			ns
t <sub>CHDX</sub>	Data In Hold Time		5			ns
t <sub>CHSH</sub>	$\overline{S}$ Active Hold Time (relative to C)		10			ns
t <sub>SHCH</sub>	$\overline{S}$ Not Active Setup Time (relative to C)		10			ns
t <sub>SHSL</sub>	S Deselect Time		100			ns
t <sub>SHQZ</sub> <sup>2</sup>	Output Disable Time				15	ns
t <sub>CLQV</sub>	Clock Low to Output Valid				15	ns
t <sub>CLQX</sub>	Output Hold Time		0			ns
t <sub>HLCH</sub>	HOLD Setup Time (relative to C)		10			ns
t <sub>сннн</sub>	HOLD Hold Time (relative to C)		10			ns
t <sub>HHCH</sub>	HOLD Setup Time (relative to C)		10			ns
t <sub>CHHL</sub>	HOLD Hold Time (relative to C)		10			ns
t <sub>HHQX</sub> <sup>2</sup>	HOLD to Output Low-Z				15	ns
t <sub>HLQZ</sub> <sup>2</sup>	HOLD to Output High-Z				20	ns
t <sub>DP</sub> <sup>2</sup>	S High to Deep Power-down Mode				3	μS
t <sub>RES1</sub> <sup>2</sup>	S High to Standby Mode without Electronic Signature Read				3	μS
t <sub>RES2</sub> <sup>2</sup>	S High to Standby Mode with Electronic Signature Read				1.8	μS
t <sub>w</sub>	Write Status Register Cycle Time			5	15	ms
t <sub>PP</sub>	Page Program Cycle Time			2	5	ms
t <sub>SE</sub>	Sector Erase Cycle Time			2	3	S
t <sub>BE</sub>	Bulk Erase Cycle Time			3	6	s
<b>EEPROM</b> Inte	rface					
T <sub>skc</sub>	EESK cycle		1μs		-	ns
T <sub>skh</sub>	EESK high		250		-	ns
T <sub>skl</sub>	EESK low		250		-	ns
T <sub>cs</sub>	EECS low		250		-	ns
T <sub>pd</sub>	EEDI valid wrt EESK rise		100		-	ns
T <sub>csk</sub>	EECS setup wrt EESK rise		50		-	ns
T <sub>csh</sub>	EECS hold wrt EESK fall		0		-	ns
T <sub>dos</sub>	EEDO setup wrt EESK rise		70		500	ns
T <sub>doh</sub>	EEDO hold wrt EESK rise		-		500	ns
	10/100) – Transmit	1	1	1	1	
T <sub>cc</sub>	TXCLK cycle	T=1 when 100Mb/s; 10 when 10Mb/s		40T		ns



# IP1000A LF Preliminary Data Sheet

T <sub>ch</sub> TXCLK high         14T         14T <t< th=""><th>Parameter Symbol</th><th>Parameter Description</th><th>Test Conditions</th><th>Min</th><th>Тур</th><th>Max</th><th>Unit</th></t<>	Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
T <sub>rv</sub> TXCLK rise to TXD, TXEN valid         Image         Image <t< td=""><td>T<sub>ch</sub></td><td>TXCLK high</td><td></td><td>14T</td><td></td><td>26T</td><td>ns</td></t<>	T <sub>ch</sub>	TXCLK high		14T		26T	ns
T <sub>m</sub> TXEN hold after TXCLK rise         5         I         ns           MII Interface (10/100) – Receive         T=1 when 100Mb/s; 10 when 10Mb/s; 10 when 10Mb/s;         ·         40T         .         ns           T <sub>oc</sub> RXCLK cycle         T=1 when 100Mb/s; 10 when 10Mb/s;         ·         40T         .         ns           T <sub>oh</sub> RXCLK high         14T         26T         ns           T <sub>a</sub> RXD, RXER, RXDV setup wrt RXCLK rise         14T         26T         ns           T <sub>a</sub> RXD, RXER, RXDV betup wrt RXCLK rise         .         14T         26T         ns           T <sub>nd</sub> RXD, RXER, RXDV hold wrt RXCLK rise         .         14T         26T         ns           GMII Interface (1000) - Transmit         .         8         .         ns           T <sub>a</sub> GTXCLK righ         .         8         .         ns           T <sub>a</sub> GTXCLK high         .         8         .         ns           T <sub>a</sub> GTXCLK rise to TXD, TXEN valid         .         .         .         .           T <sub>a</sub> GTXCLK rise to TXD, TXEN valid         .         .         .         .         .         .           T <sub>a</sub>	T <sub>cl</sub>	TXCLK low		14T		26T	ns
Mill Interface (10/100) - Receive         T=1 when 100Mb/s; 10 when 10Mb/s; 10 when 10Mb/s;         ·         40T         .         ns           T <sub>cc</sub> RXCLK kigh         14T         26T         ns           T <sub>d</sub> RXCLK low         14T         26T         ns           T <sub>su</sub> RXCLK low         14T         26T         ns           T <sub>su</sub> RXCLK rise         10         20         ns           T <sub>su</sub> RXD, RXER, RXDV bold wrt RXCLK         5         J         ns           T <sub>nd</sub> RXD, RXER, RXDV hold wrt RXCLK         5         J         ns           GMII Interface (1000) - Transmit         7.5         8.5         ns           T <sub>nd</sub> GTXCLK cycle         10         20         ns           T <sub>n</sub> GTXCLK low         7.5         8.5         ns           T <sub>n</sub> GTXCLK low         7.5         8.5         ns           T <sub>n</sub> TXD, TXEN hold after GTXCLK rise         5         I         ns           GMII Interface (1000) - Receive         7.5         8.5         ns           T <sub>n</sub> RXCLKO rise         7.5         8.5         ns           T <sub>n</sub> RXCLKO low         7.	T <sub>rv</sub>	TXCLK rise to TXD, TXEN valid				20	ns
T <sub>cc</sub> RXCLK cycle         T=1 when 100Mb/s; 10 when 10Mb/s; 10 when 10Mb/s;         -         40T         ns           T <sub>ch</sub> RXCLK high         14T         26T         ns           T <sub>d</sub> RXCLK low         14T         26T         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK rise         10         20         ns           T <sub>nd</sub> RXD, RXER, RXDV hold wrt RXCLK         5         10         ns           GMII Interface (1000) - Transmit         7.5         8.5         ns           T <sub>cc</sub> GTXCLK cycle         8         ns           T <sub>d</sub> GTXCLK high         7.5         8.5         ns           T <sub>d</sub> GTXCLK high         7.5         8.5         ns           T <sub>nv</sub> GTXCLK nise to TXD, TXEN valid         20         ns           T <sub>n</sub> TXD, TXEN hold after GTXCLK rise         5         ns         ns           T <sub>n</sub> TXD, TXEN hold after GTXCLK rise         5         ns         ns           T <sub>n</sub> RXCLKO cycle         -         8         ns           T <sub>n</sub> RXCLKO ise         7.5         8.5         ns           T <sub>n</sub> RXCLKO ise         ns	T <sub>rh</sub>	TXD, TXEN hold after TXCLK rise		5			ns
Ind         Ind <thind< th=""> <thind< th=""> <thind< th=""></thind<></thind<></thind<>	MII Interface (*	10/100) – Receive					
T <sub>d</sub> RXCLK low         14T         26T         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK rise         10         20         ns           T <sub>nd</sub> RXD, RXER, RXDV hold wrt RXCLK rise         5         I         20         ns           GMII Interface (J000) – Transmit         5         I         I         ns           T <sub>cc</sub> GTXCLK cycle         8         ns         ns           T <sub>ch</sub> GTXCLK ligh         7.5         8.5         ns           T <sub>rd</sub> GTXCLK rise to TXD, TXEN valid         7.5         8.5         ns           T <sub>n</sub> GTXCLK rise to TXD, TXEN valid         10         10         10         10           T <sub>m</sub> TXD, TXEN hold after GTXCLK rise         5         10         ns         ns           T <sub>m</sub> TXD, TXEN hold after GTXCLK rise         5         10	T <sub>cc</sub>	RXCLK cycle		-	40T		ns
Tsu         RXD, RXER, RXDV setup wrt RXCLK rise         10         20         ns           Thd         RXD, RXER, RXDV hold wrt RXCLK rise         5         Image: Set	T <sub>ch</sub>	RXCLK high		14T		26T	ns
RXCLK rise         Image of the state	T <sub>cl</sub>	RXCLK low		14T		26T	ns
rise         Image: construit           GMIII Interface         GTXCLK cycle         8         8         10.           T <sub>cc</sub> GTXCLK cycle         7.5         1.         8.5         ns.           T <sub>ch</sub> GTXCLK ligh         7.5         1.         8.5         ns.           T <sub>cl</sub> GTXCLK ligh         7.5         1.         8.5         ns.           T <sub>cl</sub> GTXCLK rise to TXD, TXEN valid         1.         1.         1.0	T <sub>su</sub>			10		20	ns
T <sub>cc</sub> GTXCLK cycle         8         ns           T <sub>ch</sub> GTXCLK high         7.5         8.5         ns           T <sub>d</sub> GTXCLK high         7.5         8.5         ns           T <sub>d</sub> GTXCLK rise to TXD, TXEN valid         7.5         8.5         ns           T <sub>w</sub> GTXCLK rise to TXD, TXEN valid         5         0         ns           T <sub>m</sub> TXD, TXEN hold after GTXCLK rise         5         0         ns           GMII Interface (1000) – Receive         5         0         ns           T <sub>ch</sub> RXCLK0 cycle         -         8         ns           T <sub>ch</sub> RXCLK0 ligh         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt         10         20         ns           T <sub>hd</sub> RXD, RXER, RXDV hold wrt         5	T <sub>hd</sub>	-		5			ns
T <sub>ch</sub> GTXCLK high         7.5         8.5         ns           T <sub>d</sub> GTXCLK low         7.5         8.5         ns           T <sub>w</sub> GTXCLK rise to TXD, TXEN valid         0         20         ns           T <sub>m</sub> GTXCLK rise to TXD, TXEN valid         5         0         ns           T <sub>m</sub> TXD, TXEN hold after GTXCLK rise         5         0         ns           GMII Interface (1000) - Receive         -         8         ns           T <sub>co</sub> RXCLK0 cycle         -         8         ns           T <sub>ch</sub> RXCLK0 logh         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK0 rise         10         20         ns           T <sub>hd</sub> RXD, RXER, RXDV hold wrt RXCLK0 rise         5	<b>GMII</b> Interface	(1000) – Transmit	·				
T <sub>d</sub> GTXCLK low         7.5         8.5         ns           T <sub>ν</sub> GTXCLK rise to TXD, TXEN valid          20         ns           T <sub>rh</sub> TXD, TXEN hold after GTXCLK rise         5          ns           GMII Interface (1000) – Receive          -         8         ns           T <sub>cc</sub> RXCLK0 cycle         -         -         8         ns           T <sub>ch</sub> RXCLK0 logh         -         5          8.5         ns           T <sub>cl</sub> RXCLK0 low         7.5         8.5         ns          ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK0 rise         10         20         ns         ns           T <sub>hd</sub> RXD, RXER, RXDV hold wrt RXCLK0 rise         10         20         ns         ns           MLI Interface - Management         10         20         ns         ns         ns           T <sub>ch</sub> MDC cycle         400         -         ns         ns           T <sub>ch</sub> MDC low         160         -         ns         ns           T <sub>ch</sub> MDC low         160         -         ns         ns           T <sub>ch</sub>	T <sub>cc</sub>	GTXCLK cycle			8		ns
G         GTXCLK rise to TXD, TXEN valid         Image: Constraint of the text of tex	T <sub>ch</sub>	GTXCLK high		7.5		8.5	ns
TxD, TXEN hold after GTXCLK rise         5         ns           GMII Interface (1000) – Receive         -         8         ns           T <sub>cc</sub> RXCLK0 cycle         -         8         ns           T <sub>ch</sub> RXCLK0 high         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK0 rise         10         20         ns           Thd         RXD, RXER, RXDV hold wrt RXCLK0 rise         5          ns           MII Interface – Management         5          ns           T <sub>cc</sub> MDC cycle         400         -         -         ns           T <sub>d</sub> MDC setup wrt MDC rise         100         -         ns           T <sub>d</sub> MDC low         160         -         ns           T <sub>nd</sub> MDC rise to MDIO valid         10         -         ns           T <sub>cc</sub> MDC rise to MDIO valid         10         -         ns           T <sub>n</sub> MDC rise to MDIO valid         -         ns         ns	T <sub>cl</sub>	GTXCLK low		7.5		8.5	ns
GMII Interface (1000) – Receive           T <sub>cc</sub> RXCLK0 cycle         -         8         ns           T <sub>ch</sub> RXCLK0 high         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>d</sub> RXCLK0 low         7.5         8.5         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK0 rise         10         20         ns           T <sub>hd</sub> RXD, RXER, RXDV hold wrt RXCLK0 rise         5         I         I         ns           MII Interface – Management         5         I         I         ns         ns           T <sub>ch</sub> MDC cycle         400         -         -         ns           T <sub>ch</sub> MDC low         160         -         ns           T <sub>su</sub> MDC low         160         -         ns           T <sub>su</sub> MDIO setup wrt MDC rise         10         -         ns           T <sub>rd</sub> MDC rise to MDIO valid         -         0         0         ns           T <sub>rd</sub> MDC rise to MDIO valid         -         0         ns <td>T<sub>rv</sub></td> <td>GTXCLK rise to TXD, TXEN valid</td> <td></td> <td></td> <td></td> <td>20</td> <td>ns</td>	T <sub>rv</sub>	GTXCLK rise to TXD, TXEN valid				20	ns
T <sub>cc</sub> RXCLK0 cycle         -         8         ns           T <sub>ch</sub> RXCLK0 high         7.5         8.5         ns           T <sub>cl</sub> RXCLK0 low         7.5         8.5         ns           T <sub>cl</sub> RXCLK0 low         7.5         8.5         ns           T <sub>cl</sub> RXCLK0 low         7.5         8.5         ns           T <sub>su</sub> RXD, RXER, RXDV setup wrt RXCLK0 rise         10         20         ns           T <sub>hd</sub> RXD, RXER, RXDV hold wrt RXCLK0 rise         5          ns           MII Interface – Management         5          ns           T <sub>cc</sub> MDC cycle         400         -         ns           T <sub>cd</sub> MDC low         160         -         ns           T <sub>d</sub> MDC low         160         -         ns           T <sub>su</sub> MDIO setup wrt MDC rise         10         -         ns           T <sub>nd</sub> MDIO hold wrt MDC rise         10         -         ns           T <sub>nd</sub> MDIO hold wrt MDC rise         10         -         ns           T <sub>nd</sub> MDIO hold wrt MDC rise         10         -         ns	T <sub>rh</sub>	TXD, TXEN hold after GTXCLK rise		5			ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<b>GMII</b> Interface	(1000) – Receive			•	•	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T <sub>cc</sub>	RXCLK0 cycle		-	8		ns
$T_{su}$ RXD, RXER, RXDV setup wrt RXCLK0 rise1020ns $T_{hd}$ RXD, RXER, RXDV hold wrt RXCLK0 rise5 $I$ $I$ nsMII Interface – Management5 $I$ $I$ $I$ $I$ $T_{cc}$ MDC cycle400ns $T_{ch}$ MDC high160-nsns $T_{d}$ MDC low160-nsns $T_{su}$ MDIO setup wrt MDC rise10-ns $T_{hd}$ MDIO hold wrt MDC rise10-ns $T_{rv}$ MDC rise to MDIO valid-20ns $T_{cc}$ CLK125 cycle8.0nsns $T_{ch}$ CLK125 high4.0ns4.0ns	T <sub>ch</sub>	RXCLK0 high		7.5		8.5	ns
RXCLK0 rise         Image: marginal system is a system is	T <sub>cl</sub>	RXCLK0 low		7.5		8.5	ns
RXCLK0 rise         Image: model of the system of the	T <sub>su</sub>			10		20	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T <sub>hd</sub>			5			ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	MII Interface -	Management			•	•	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T <sub>cc</sub>	MDC cycle		400	-	-	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				160		-	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		MDC low		160		-	ns
T <sub>hd</sub> MDIO hold wrt MDC rise         10         -         ns           T <sub>rv</sub> MDC rise to MDIO valid         -         20         ns           MISC Interface         -         8.0         ns           T <sub>cc</sub> CLK125 cycle          4.0         ns		MDIO setup wrt MDC rise		10		-	ns
Trv         MDC rise to MDIO valid         -         20         ns           MISC Interface         T_{cc}         CLK125 cycle         8.0         ns           T_{ch}         CLK125 high         4.0         ns		MDIO hold wrt MDC rise		10		-	ns
MISC Interface           T <sub>cc</sub> CLK125 cycle         8.0         ns           T <sub>ch</sub> CLK125 high         4.0         ns		MDC rise to MDIO valid		-		20	ns
T <sub>ch</sub> CLK125 high         4.0         ns		9	•	•	•	•	
T <sub>ch</sub> CLK125 high         4.0         ns	T <sub>cc</sub>	CLK125 cycle			8.0		ns
		CLK125 high			4.0		ns
		CLK125 low			4.0		ns









FIGURE 7-1: PCI Switching Characteristics











FIGURE 7-3: EEPROM Switching Characteristics






# 8 Order Information

Part No. Package		Notice
IP1000A	128-PIN LQFP	e-PAD package
IP1000A LF	128-PIN LQFP	Lead free



# 9 Package Detail

#### LQFP 128 Outline Dimensions



# IC Plus Corp. Headquarters

θa

10F, No.47, Lane 2, Kwang-Fu Road, Sec. 2, Hsin-Chu City, Taiwan 300, R.O.C. TEL : 886-3-575-0275 FAX : 886-3-575-0475 Website: www.icplus.com.tw

12TYP

# Sales Office

4F, No. 106, Hsin-Tai-Wu Road, Sec.1, Hsi-Chih, Taipei Hsien, Taiwan 221, R.O.C. TEL: 886-2-2696-1669 FAX: 886-2-2696-2220

12"T/P