Am79C972 PCnet[™]-*FAST+* Hardware User's Manual



© 1998 Advanced Micro Devices, Inc.
Advanced Micro Devices reserves the right to make changes in its products
without notice in order to improve design or performance characteristics.
This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD [®] assumes no responsibility for any circuitry other than the circuitry in an AMD product.
The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AM assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information
included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.
included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

CHAPTER

AMDA

1

INTRODUCTION

1.1 INTRODUCTION

The PCnet[™]-FAST+ board is an advanced PC network interface adapter card targeted for the Ethernet-PCI adapter card market. It is based on the Am79C972 PCnet-FAST+ device, a highly integrated 32-bit full-duplex, 10/100-Mbps Ethernet controller. Designed to address high performance system applications, the flexible bus master architecture provides high data throughput in the system and low CPU and system bus utilization. The PCnet-FAST+ board supports the PCI Specification (Rev. 2.1), jumperless bus and media configuration, and driver software compatible with the existing PCnet family of drivers.

The PCnet-FAST+ board fully supports OnNow power management and AMD's Magic Packet™ technology. It also implements the de-facto standard 3-pin header for connecting the adapter to the power management circuitry of an OnNow or Magic Packet compliant system motherboard.

This manual provides a complete description of the PCnet-FAST+ board, with sections covering the functional description of each building block, the setup and installation of the board, and the hardware specification.

It is assumed that the user of this manual has access to the information listed below, since references to these documents are made throughout this manual:

- AMD Ethernet/IEEE 802.3 Family, 1994 World Network Data Book/Handbook (PID# 14287).
- Am79C972 PCnet-FAST+ Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus Preliminary Data Sheet (PID# 21485B)
- PCnet Family Network Driver Installation Guide (PID# 18233E)
- PCI Specification, Revision 2.1

Publication# 22113 Rev: A Amendment/0 Issue Date: February 1998



1-2 Introduction


2

FUNCTIONAL DESCRIPTION

2.1 BOARD DESCRIPTION

The PCnet-FAST+ board is a 10/100-Mbps PCI network interface card. The Ethernet connection is implemented through the single RJ-45 jack which is connected to an external 10/100 BASE-TX transceiver. The transceiver is connected to the PCnet-FAST+ controller through the integrated Media Independent Interface (MII). Due to the high integration of the PCnet-FAST+ device, very few external parts are needed. The PCnet-FAST+ evaluation board provides the remote boot capability via an EPROM or a Flash device. The PCnet-FAST+ evaluation card fully supports OnNow power management including AMD's patented Magic Packet technology, through the LAN Wake-Up connector. This connector is used to supply standby power and carry the LAN Wake-Up signal. The connector is connected to the power management circuitry on the motherboard (if properly equipped).

The following diagram illustrates the implementation of the PCnet-FAST+ board.



22113A-1

Figure 2-1. Board Diagram

2.2 ETHERNET NODE CONTROLLER

The Am79C972 PCnet-FAST+ Ethernet controller is a highly integrated solution that contains a Bus Interface Unit (BIU), a DMA buffer management unit, an ISO/IEC 8802-3 and ANSI/IEEE 802.3-compliant Media Access Control (MAC) function, a flexible buffer architecture with an SRAM-based FIFO extension for support up to 12 Kbytes of internal frame buffering, optional remote boot PROM/Flash, an ANSI/IEEE 802.3-compliant Media Independent Interface (MII), and advanced power management.

2.3 LOCAL BUS INTERFACE

The PCnet-FAST+ board implements the local bus interface to the Peripheral Components Interconnect (PCI) revision 2.1 specification through the Am79C972 chip. The BIU in the chip is designed to operate as a PCI bus master during normal operations, and some slave I/O accesses to the controller are required in normal operation as well. Initialization of the Ethernet controller is achieved through a combination of PCI Configuration Space accesses, bus slave accesses, bus master accesses, and an optional read of a serial EEPROM that is performed by the controller.

2.4 ETHERNET INTERFACE

The Ethernet interface for the PCnet-FAST+ board is achieved through the single RJ-45 jack. The RJ-45 jack is connected through a transformer to an external 10/100-Mbps transceiver connected to the PCnet-FAST+ controller through the integrated MII.


2.5 EXPANSION BOOT ROM/FLASH

The PCnet-FAST+ board can accommodate up to 1 MByte of Boot ROM Code. An external latch is used to allow Boot ROM Address Latching for Boot ROM larger than 256 Kbytes. The PCnet-FAST+ board supports EPROM or Flash as an Expansion boot ROM device. Both are configured using the same methods and operate the same way.

2.6 LAN WAKE-UP CONNECTOR

The LAN Wake-Up feature enables a system that is properly equipped to be awakened by a specially coded network packet. Receipt of a Magic Packet™, or a network Wake-Up frame, or a change in Link status will awaken the system.

A LAN Wake-Up connector should be connected to the mother board with the special three-wire ribbon cable that is provided.



22113A-2

Figure 2-2. Ribbon Cable Definition and Recommended Connectors

2.7 LAN WAKE-UP THROUGH THE PME PIN

The PCnet-FAST+ card also supports LAN Wake-Up by the PME pin. The PME pin is a new addition (ECN) to the PCI Specification, Revision 2.1. In systems where this pin is supported, LAN Wake-Up can be signaled by this pin. In such a system, there is no need to use the LAN Wake-Up cable described above.

2.8 SERIAL EEPROM INTERFACE

The PCnet-FAST+ board stores the unique IEEE physical address and bus configuration of each node in the serial EEPROM. Once powered up, the Am79C972 chip automatically detects the presence of the EEPROM and reads the 34 words stored in it through the MicroWire interface protocol. For details of the MicroWire interface, refer to the Am79C972 data sheet. The interface also supports the WRITE operation to the EEPROM.

2.9 AUTO-NEGOTIATION CONTROL

The PCnet-FAST+ board implements the Auto-Negotiation standard per the IEEE 802.3 specification for the MII port. Auto-Negotiation automatically configures the link between two link partners through the Fast Link Pulse. The Fast Link Pulse is made up of a train of 17 clocks alternating with the 16 data fields for a total of 33 pulses. The two link partners send information in the 16 data positions between themselves. Both sides look to see what is possible and then connect at the greatest speed and capability (without any software support) as shown in the table below. The Auto-Negotiation capabilities for the PCnet-FAST+ board are as follows:

Network SpeedPhysical Network Type200 Mbps100BASE-TX, Full Duplex100 Mbps100BASE-TX, Half Duplex20 Mbps10BASE-T, Full Duplex10 Mbps10BASE-T, Half Duplex

Table 2-1. Auto-Negotiation Capabilities

If the Link partner is not able to Auto-Negotiate, the PCnet-FAST+ card parallel detects the other side. This means it detects the speed correctly, but it cannot ascertain the duplex mode and reverts to Half-Duplex mode.



3

SETUP AND INSTALLATION

3.1 BOARD CONFIGURATION

Configuration of the I/O base address and the interrupt channel is automatic upon power up, without any hardware jumpers. The system BIOS routine is responsible for assigning the I/O base address and binding the appropriate interrupt channels to the PCnet-FAST+ board.

3.2 10/100BASE-T PHYSICAL CONNECTIONS

A Data Terminal Equipment (DTE) system with the installed PCnet-FAST+ board can connect to an Ethernet network using the on-board RJ-45 jack for either 10BASE-T or 100BASE-TX connection. Figure 3-1 illustrates a typical network configuration for the network using the PCnet-FAST+ board.




Figure 3-1. PCnet-FAST+ 10/100BASE-T Physical Connections

Since an external 10/100-Mbps transceiver is used in the PCnet-*FAST+* board, the Auto-Negotiation feature of the PCnet-*FAST+* controller configures whether the capability of the network is 10 Mbps or 100 Mbps, and whether it is full or half-duplex. See Auto-Negotiation Control, section 2.9.

3.3 NETWORK STATUS


Four LEDs on the bracket provide the network status as shown in the following table:

LED	LED 0	LED 1	LED 2	LED 3
Color	Green	Green	Amber	Green
Function	LNKST	ACT	10/100 (<i>Note 1</i>)	COL/MP (Note 2)
Meaning	On = Link Pass Off = Link Fail	On = Receive or Transmit Off = No Activity	On = 100 Mbps Off = 10 Mbps	On = Collision or Magic Packet Off = No Collision

Notes:

- 1. Valid only when LED 0 is On.
- 2. When adapter is powered up and in operating mode, LED 3 indicates a collision. When adapter is powered down or in low-power state, LED 3 indicates that the controller is in Magic Packet mode and is ready to receive a network Wake-Up frame.

The placement of the LEDs are shown in Figure 3-2.



22113A-4

Figure 3-2. LED Placement





HARDWARE SPECIFICATIONS

4.1 PCI INTERFACE

The Am79C972 chip on the PCnet-FAST+ board contains the interface logic to the PCI bus. Connections to the PCI bus are straightforward in that there is no external glue logic on the PCnet-FAST+ board, thus making the PCnet-FAST+ board fully compliant to the PCI loading and trace length specifications.

The types of PCI cycles supported on the PCnet-FAST+ board are as follows:

- Master Memory Read
- Master Memory Write
- Master Memory Read Line
- Slave Configuration Read
- Slave Configuration Write
- Slave I/O Read
- Slave I/O Write

The first three types are the Master cycles that the Am79C972 chip uses to transfer data across the PCI bus. The Am79C972 chip owns and controls the address/data bus after its request is acknowledged by the system arbiter. If there are two or less double words to read, the Am79C972 chip uses the Memory Read cycle; if there are more than two double words to read, the Am79C972Am79C972 chip uses the Memory Read Line cycle. All Master cycles also support the four types of slave termination schemes specified in the PCI Revision 2.1 specification.

The last four types are the Slave cycles that the host CPU uses to access configuration and register information in the Am79C972 chip.

4.2 I/O BASE ADDRESS AND INTERRUPT

In a PCI system, the I/O base address and the interrupt channel that the PCnet-FAST+ board uses are assigned by the POST routine. Software drivers determine the I/O base address and the interrupt channel assigned to the PCnet-FAST+ board by reading the PCI configuration space of the device.

Table 4-1. I/O Port Address

I/O Resource	Access Code	
APROM	I/O Base address + 0h	
RDP	I/O Base address + 10h	
RAP	I/O Base address + 12h for word I/O mode (in Am1500 driver compatible mode)	
	I/O Base address + 14h for double word mode	
Reset Register	I/O Base address + 14h for word I/O mode (in Am1500 driver compatible mode)	
	I/O Base address + 1Ch for double word I/O mode	
BDP	I/O Base adddres + 16h for word I/O mode (in Am1500 driver compatible mode)	
	I/O Base address +1Ch for double word I/O mode	

4.3 RJ-45 INTERFACE

The PCnet-*FAST+* board is equipped with a RJ-45 type, eight-pin modular interface. The pin configuration and definition for the RJ-45 connection are as follows:

Pin Number **Color Code Function** Pin 1 white/orange band TX+ Pin 2 TXorange/white band Pin 3 white/green band RX+ RX-Pin 6 green/white band Not Used Pin 4 blue/white band Pin 5 white/blue band Not Used Pin 7 solid orange Not Used Pin 8 Not Used solid gray

Table 4-2, RJ-45 Pinout

The color code may vary from one cable manufacturer to another. Make sure that the TX+ and the TX- wires are twisted as a pair and the RX+ and the RX- wires are twisted as another pair. For 100-Mbps operation, category 5 wire must be used for proper 100BASE-TX operation.

Note: Do not use the telephone-type cable commonly known as "silver satin" (flat, with silver vinyl jacket) to connect the stations as none of the wires are twisted.

4.4 SERIAL EEPROM

The serial EEPROM contains the IEEE physical address unique to each node, the bus configuration, and the MAU configuration information. The format of the EEPROM contents is the following, beginning with the byte that resides at the lowest EEPROM address.

Table 4-3. EEPROM Map

01h 03h dth byte of the node address CSR13[15:8] (Physical Address Register 1) 02h CSR13[15:8] (Physical Address Register 2) 02h CSR13[15:8] (Physical Address Register 2) 04h CSR13[15:8] (Physical Address Register 2) 04h 5th byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 5th byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 5th byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 5th byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 04h 09h 14h byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 5th byte of the node address CSR13[15:8] (Physical Address Register 2) 04h 05h 04h Dyte of the node address CSR13[15:8] (Physical Address Register 2) 04h 05h 04h Dyte of the node address CSR14[15:8] (Inch States Configuration) 08h 04h Dyte of the node address CSR14[15:8] (Inch States CDI) 08h 04h Dyte of the node address Register 2) 04h Dyte of the node address Register 2) 05h Dyte of the node address Register 2) 04h Dyte of the node address Register 2) 05h Dyte of the node address Register 2) 04h Dyte of the node address Register 2) 0	Word Address	Byte Address	Most Significant Byte	Byte Address	Least Significant Byte
OSh	00h*	01h	station physical address for this node. CSR12[15:8] (Physical Address Register 0)	00h	802.3) station physical address for this node, where "first byte" refers to the first byte to appear on the 802.3 medium. CSR12[15:8] (Physical Address Register 0)
USAN USAN CSR14 15:8 (Physical Address Register 2)	01h	03h	CSR13[15:8] (Physical Address Register 1)	02h	CSR13[15:8] (Physical Address Register 1)
Name	02h	05h		04h	5th byte of the node address CSR14[15:8] (Physical Address Register 2)
MSD drivers is desired Online Onl	03h	07h	CSR116[15:8] (OnNow Misc. Config.)	06h	CSR116[7:0] (OnNow Misc. Config.)
Oh	04h	09h		08h	Reserved location: must be 00h
06h 0Dh MSB of two-Byte checkstril, White is the sum of bytes 00h-0Bh and bytes 0Eh and 0Fh 0Ch sum of bytes 00h-0Bh and bytes 0Eh and 0Fh 07h 0Fh Must be ASCII "W" (57h) if compatibility to AMD driver software is desired 0Eh Must be ASCII "W" (57h) if compatibility to AMD driver software is desired 08h 11h BCR2[15:8] (Miscellaneous Configuration) 10h BCR2[7:0] (Miscellaneous Configuration) 09h 13h BCR4[15:8] (Lich Status LED) 12h BCR2[7:0] (Lich Status LED) 0Ah 15h BCR5[15:8] (LED1 Status) 14h BCR8[7:0] (LED3 Status) 0Bh 17h BCR6[15:8] (LED3 Status) 16h BCR8[7:0] (Full-Duplex Control) 0Dh 18h BCR7[15:8] (Full-Duplex Control) 14h BCR2[7:0] (Full-Duplex Control) 0Fh 17h BCR2[15:8] (Burst and Bus Control) 16h BCR2[7:0] (Full-Duplex Control) 0Fh 17h BCR23[15:8] (Full-Duplex Control) 12h BCR22[7:0] (Full-Duplex Control) 0Fh 17h BCR23[15:8] (Full-Duplex Control) 12h BCR22[7:0] (Gull Subsystem Vendor ID) 17h 17h BCR23[15:8] (Full-Duplex Cont	05h	0Bh	User programmable space	0Ah	User programmable space
OFN	06h	0Dh		0Ch	sum of bytes 00h-0Bh and bytes 0Eh and
09h 13h BCR4[15:8] (LiEb1 Status) 12h BCR4[7:0] (Link Status LED) 0Ah 15h BCR5[15:8] (LED1 Status) 14h BCR6[7:0] (LED1 Status) 0Bh 17h BCR6[15:8] (LED2 Status) 16h BCR6[7:0] (LED2 Status) 0Ch 19h BCR7[15:8] (EUD3 Status) 18h BCR7[7:0] (LED3 Status) 0Dh 1Bh BCR9[15:8] (Full-Duplex Control) 1Ah BCR8[7:0] (Burst and Bus Control) 0Fh 1Dh BCR18[15:8] (Burst and Bus Control) 1Ch BCR21[7:0] (PCI Latency) 0Fh 1Fh BCR22[15:8] (PCI Latency) 1Bh BCR22[7:0] (PCI Subsystem Vendor ID) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem Vendor ID) 22h BCR24[7:0] (PCI Subsystem Vendor ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR23[7:0] (PCI Subsystem Vendor ID) 12h 25h BCR25[15:8] (SRAM Interface Control) 28h BCR26[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Interface Control)	07h	0Fh		0Eh	Must be ASCII "W" (57h) if compatibility to AMD driver software is desired
0Ah 15h BCRS[15:8] (LED1 Status) 14h BCRS[7:0] (LED1 Status) 0Bh 17h BCRG[15:8] (LED2 Status) 16h BCRR[7:0] (LED3 Status) 0Ch 19h BCR7[15:8] (LED3 Status) 18h BCR7[7:0] (LED3 Status) 0Dh 1Bh BCR9[15:8] (FUI-Duplex Control) 1Ah BCR9[7:0] (FUI-Duplex Control) 0Dh 1Dh BCR18[15:8] (BUI-Duplex Control) 1Ch BCR2[7:0] (FUI-Duplex Control) 0Dh 1Dh BCR21[15:8] (PCI Subeystem Vendor ID) 1Ch BCR22[7:0] (PCI Latency) 1Dh BCR23[15:8] (PCI Subsystem Vendor ID) 2Dh BCR23[7:0] (PCI Subsystem Vendor ID) 1Dh 21h BCR23[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR25[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 28h BCR32[15:8] (MII Control and Status) 24h BCR	08h	11h	BCR2[15:8] (Miscellaneous Configuration)	10h	BCR2[7:0] (Miscellaneous Configuration)
0Bh 17h BCR6[15:8] (LED2 Status) 16h BCR8[7:0] (LED2 Status) 0Ch 19h BCR7[15:8] (LED3 Status) 18h BCR7[7:0] (LED3 Status) 0Dh 1Bh BCR7[15:8] (Full-Duplex Control) 1Ah BCR8[7:0] (Full-Duplex Control) 0Eh 1Dh BCR8[15:8] (Burst and Bus Control) 1Ch BCR18[7:0] (Burst and Bus Control) 0Fh 1Fh BCR22[15:8] (PCI Latency) 1Eh BCR22[7:0] (PCI Latency) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem Vendor ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (MIl Control and Status) 28h BCR27[7:0] (SRAM Interface Control) 15h 28h BCR33[15:8] (MIl Control and Status) 20h BCR33[7:0] (MIl Control and Status) 16h 20h BCR33[15:8] (MIl Control and S	09h	13h	BCR4[15:8] (Link Status LED)	12h	BCR4[7:0] (Link Status LED)
OCh 19h BCR7[15:3] (LED3 Status) 18h BCR7[7:0] (LED3 Status) 0Dh 1Bh BCR9[15:8] (Full-Duplex Control) 1Ah BCR9[7:0] (Full-Duplex Control) 0Eh 1Dh BCR18[15:8] (Burst and Bus Control) 1Ch BCR18[7:0] (Burst and Bus Control) 0Fh 1Fh BCR22[15:8] (PCI Latency) 1Eh BCR22[7:0] (PCI Latency) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem Vendor ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR25[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR22[7:0] (SRAM Interface Control) 15h 22h BCR32[15:8] (MIl Control and Status) 2Ah BCR32[7:0] (SRAM Interface Control) 16h 22h BCR33[15:8] (MIl Control and Status) 2Ah BCR32[7:0] (MIl Control and Status) 16h 22h BCR33	0Ah	15h	BCR5[15:8] (LED1 Status)	14h	BCR5[7:0] (LED1 Status)
ODh	0Bh	17h		16h	BCR6[7:0] (LED2 Status)
0Eh 1Dh BCR18[15:8] (Burst and Bus Control) 1Ch BCR18[7:0] (Burst and Bus Control) 0Fh 1Fh BCR22[15:8] (PCI Latency) 1Eh BCR22[7:0] (PCI Latency) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 2Bh BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR35[7:0] (PCI Vendor ID) 18h 31h BCR36[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alia 19h 33h BCR31[1	0Ch	19h	BCR7[15:8] (LED3 Status)	18h	BCR7[7:0] (LED3 Status)
0Fh 1Fh BCR22[15:8] (PCI Latency) 1Eh BCR22[7:0] (PCI Latency) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 2Bh BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (Conf. Space byte 42h alias) 18h 31h BCR36[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias) 19h 33h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR39[7:0] (Conf. Space. byte 47h 2 alias) 10h 39h	0Dh	1Bh	BCR9[15:8] (Full-Duplex Control)	1Ah	BCR9[7:0] (Full-Duplex Control)
10h	0Eh	1Dh		1Ch	
11h	0Fh	1Fh		1Eh	
12h	10h	21h	,	20h	
13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 28h BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 20h BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (PCI Vendor ID) 18h 31h BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR36[7:0] (Conf. Space byte 42h alias) 19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias) 1Ah 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space byte 47h 1 alias) 1Bh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space byte 47h 2 alias) 1Ch 39h BCR41[15:8] (DATA_SCALE alias 3) 38h BCR41[7:0] (Conf. Space byte 47h 3 alias) 1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space byte 47h 5 alias) <			,	22h	
14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 28h BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (PCI Vendor ID) 18h 31h BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR36[7:0] (Conf. Space byte 42h alias) 19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias 14h 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space. byte 47h 1 alias 18h 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alias 10h 38h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alias 10h 38h BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alias 16h 37h BCR42[15:8] (DATA_SCALE alias 0) 37h BCR42[7:0] (Conf. Space. byte 47h 5 alias 16h 37h BCR43[15:8] (DATA_SCALE alias 0) 37h BCR42[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 38h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 38h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 37h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 38h BCR44[7:0] (Conf. Space. byte 47h 7 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 38h BCR44[7:0] (Conf. Space. byte 47h 7 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 38h BCR44[7:0] (Conf. Space. byte 47h 7 alias 16h 37h 3				24h	
15h 2Bh BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (PCI Vendor ID) 18h 31h BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR36[7:0] (Conf. Space byte 42h alias) 19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias) 14h 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space. byte 47h 1 alias 18h 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alias 10h 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alias 10h 38h BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alias 16h 37h BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alias 16h 37h BCR43[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 32h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 32h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 37h BCR44[7:0] (Conf. Space. byte 47h 6 alias 16h 37h BCR44[15:8] (DATA_SCALE alias 0) 47h BCR44[7:0] (Conf. Space. byte 47h 7 alias 16h 47h				26h	
16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (PCI Vendor ID) 18h 31h BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR36[7:0] (Conf. Space byte 42h alias) 19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias) 1Ah 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space byte 47h 1 alias) 1Bh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space byte 47h 2 alias) 1Ch 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space byte 47h 3 alias) 1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space byte 47h 4 alias) 1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space byte 47h 5 alias) 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space byte 47h 7 alias) 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR41[7:0] (Conf. Space byte 47h 7 ali					· · · · · · · · · · · · · · · · · ·
17h			`		
18h 31h BCR36[15:8] (Conf. Space byte 43h alias) 30h BCR36[7:0] (Conf. Space byte 42h alias) 19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias) 1Ah 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space. byte 47h 1 alias) 1Bh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alias) 1Ch 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alias) 1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alias) 1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alias) 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alias) 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias) 21h 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias) 21h 43h BCR44[15:8] (DATA_SCALE alias 0) 40h <td></td> <td></td> <td></td> <td></td> <td>,</td>					,
19h 33h BCR37[15:8] (DATA_SCALE alias 0) 32h BCR37[7:0] (Conf. Space byte 47h 0 alias 1hh 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space. byte 47h 1 alias 1hh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alias 1hh 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alias 1hh 38h BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alias 1hh 39h BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alias 1hh 37h BCR43[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alias 1hh 37h BCR43[15:8] (DATA_SCALE alias 0) 3Ch BCR43[7:0] (Conf. Space. byte 47h 6 alias 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 37h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 37h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alias 1hh 43h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[15:8] (DATA_SCALE alias			` '		
1Ah 35h BCR38[15:8] (DATA_SCALE alias 1) 34h BCR38[7:0] (Conf. Space. byte 47h 1 alia 1Bh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alia 1Ch 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alia 1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alia 1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alia 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia 21h 43h Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Reserved location: must be 00h			. , ,		
1Bh 75h BCR39[15:8] (DATA_SCALE alias 2) 36h BCR39[7:0] (Conf. Space. byte 47h 2 alia 10h 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alia 10h 38h BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alia 11eh 30h BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alia 11eh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 12eh 3eh BCR44[15:8] (DATA_SCALE alias 0) 4eh BCR44[7:0] (Conf. Space. byte 47h 7 alia 12eh 43h BCR44[15:8] (DATA_SCALE alias 0) 4eh BCR44[7:0] (Conf. Space. byte 47h 7 alia 12eh 43h BCR44[15:8] (DATA_SCALE alias 0) 4eh BCR44[7:0] (Conf. Space. byte 47h 7 alia 12eh 43h BCR44[7:0] (Conf. Space. byte 47h 7 alia 12e			,		
1Ch 39h BCR40[15:8] (DATA_SCALE alias 3) 38h BCR40[7:0] (Conf. Space. byte 47h 3 alia 1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alia 1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alia 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia 1FP Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device					
1Dh 3Bh BCR41[15:8] (DATA_SCALE alias 4) 3Ah BCR41[7:0] (Conf. Space. byte 47h 4 alia 1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alia 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia 1Fh Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device					
1Eh 3Dh BCR42[15:8] (DATA_SCALE alias 0) 3Ch BCR42[7:0] (Conf. Space. byte 47h 5 alia 1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia 21h 43h EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device					
1Fh 3Fh BCR43[15:8] (DATA_SCALE alias 0) 3Eh BCR43[7:0] (Conf. Space. byte 47h 6 alia 20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device					, , , , , , , , , , , , , , , , , , , ,
20h 41h BCR44[15:8] (DATA_SCALE alias 0) 40h BCR44[7:0] (Conf. Space. byte 47h 7 alia Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device			`		1
Checksum adjust byte for the 68 bytes of the EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device			, – ,		1
21h 43h EEPROM contents. Checksum of the 68 bytes of the EEPROM should total FFh. Unused locations - Ignored by device	20h	41h	,	40h	BCR44[7:0] (Conf. Space. byte 47h 7 alias)
	21h	43h	EEPROM contents. Checksum of the 68 bytes	42h	Reserved location: must be 00h
25h Z5h December	Unused locations - Ignored by device				
3FN 7FN Keserved 7EN Keserved	3Fh	7Fh	Reserved	7Eh	Reserved

The IEEE physical address is unique to each node and manufacturer. Each manufacturer of the PCnet-FAST+ board must only use the address block assigned to their company. AMD uses 00 00 1A 18 XX XX address block. To apply for an IEEE block address, the board manufacturer must contact:

IEEE Standard Department 445 Hoer Lane Piscataway, NJ 08855-1331 c/o OUI Registrar Tel: (908) 562-3809

The EEPROM contents could either be pre-programmed on an off-line EEPROM programmer, or be programmed on the PCnet-*FAST+* board via the MicroWire protocol. The actual programming procedure on the off-line is left to the user.

Note: The last four digits of the IEEE address can be found on a label attached to the EEPROM of the PCnet-FAST+ board.

4.5 PHYSICAL DIMENSIONS

Without the bracket mounted to the board, the physical dimensions of the board are as follows:

■ Width: 4.8 inches■ Height: 3.6 inches

4.6 POWER REQUIREMENTS

The power requirement of this board is 1.5 W maximum at 5 V DC and 25° C.

To properly reflect the power consumption of the board in the PCI environment, the PRSNT#1 and PRSNT#2 signals on the boards are shorted to Ground according to the PCI rev 2.1 Specification.